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ABSTRACT
H e a v y  c h a rg e d  p a rtic le  in d u c e d  so f t  e r r o r s  in  sem ico n d u c to r m e m o ry  d ev ices  h av e  b een  
a  f ie ld  fa ilu re  p ro b lem  fo r the  m an u fa c tu re rs  a n d  th e  u sers  o f  m ic ro e lec tro n ic  sy stem s in  
re c e n t y ears , b u t th ese  d id  n o t b eco m e  s ig n ifican t u n til the  in tro d u c tio n  o f  16k an d  64 k  
d y n a m ic  R a n d o m  A ccess  M e m o r ie s  (d R A M s). S o ft e rro rs , so m etim es  re fe rred  to  as 
"single event upsets" (S E U s), c an  d e p o s it su ff ic ien t e lec tr ica l ch a rg e  o n  in te g ra te d  c irc u it 
n o d es  to  in itia te  lo g ic  s ta te  rev e rsa l w ith o u t c a u s in g  any  p e rm a n e n t ch an g es  in  the dev ice . 
T h e re fo re , co rre c tab le  e rro rs  m ay  b e  in tro d u c e d  ran d o m ly  in  sp ace  an d  tim e  th a t are  
d is tin g u ish a b le  fro m  in te n d e d  sta tes o n ly  b y  th e ir  in fo rm a tio n  co n ten t. In  te rm s o f  m em o ry  
c ircu its , d R A M s tu rn  o u t to  b e  the m o s t su scep tib le  to  such  e rro rs  b e c a u se  th ey  c o n ta in  
re la tiv e ly  th e  sm a lle s t in d iv id u a l e lem en ts  an d  are  o p e ra ted  o n  the sm a lle s t am o u n ts  o f  
ch arg e .
A  h a rd w are  system  has b e in g  d e s ig n e d  an d  co n s tru c te d  w ith  a  v iew  to  u s in g  it  in  th e  
d e te c tio n  o f  n eu tro n s. A  fea s ib ility  s tu d y  w as in itia lly  c a rr ie d  o u t to  d em o n s tra te  th a t 
d R A M s m ay  be  u se d  as h e a v y  c h a r g e d  p a r t ic le  d e te c to r s  a n d  fu rth e rm o re  can  be 
sen s itiv e  to  n eu tro n s. T h e  ad d itio n  o f  a  th e rm a l n eu tro n  to  c h a rg e d  p a rtic le  co n v e rte r  
w h ic h  m ak es  u se  o f  th e  (n ,a )  reac tio n  m ax im izes  d e tec tio n  e ff ic ie n cy  o f  th e  in c id e n t 
n eu tro n s . A  m o d e l has been  d e v e lo p e d  to  ex am in e  the  u se  o f  p o ss ib le  co n v e rte rs  w ith  
re sp e c t to  so ft e rro r  g en e ra tio n  in c lu d in g  th o se  fac to rs th a t d e te rm in e  th e  o p tim u m  
th ick n ess  an d  th e  e ff ic ie n cy  o f  such  a  d e tec to r.
T h e  c o n s tru c tio n  o f  a  d e te c to r  th a t is  a lso  p o s it io n  se n s it iv e  h as  m a n y  a ttrac tio n s, 
th e re fo re  ex p e rim en ts  w e re  c a rr ie d  o u t to  in v e s tig a te  the  re la tiv e  sen s itiv ity  o f  sp ec ific  
e le m e n ts  w ith in  th e  d R A M  ch ip s  to  c y c le  tim e . A ny  a rea  o f  the  d e v ic e  w ith  an  e lec tric  
f ie ld  has th e  p o ten tia l to  sep a ra te  ch a rg e  an d  ac ts  as a  co llec to r. A  h e a v y  c h a rg e d  p a rtic le  
can , th e re fo re , d isc h a rg e  a  s to rag e  c a p a c ito r  e ith e r  by  d is tu rb in g  th e  b it lin es  o r  by cau s in g  
th e  in fo rm a tio n  to  be in v e rte d  d u rin g  the  sen s in g  o f  the  sense  am p lifie rs . H en ce , the  
v a ria tio n  o f  th e  m em o ry  cy c le  tim e  a llo w e d  to  d e te rm in e  from  th e  d ep en d e n c e  o f  so ft 
e rro r, w h e th e r  th e  im p a c t o f  c h a rg e d  p a rtic le s  w as in  the  reg io n  o f  m em o ry  ce lls  o r  o f  the  
b it lin e s  a n d  sen se  am p lifie rs  w h ic h  has le ft the  b it lin e -sen se  am p lif ie r  co n tr ib u tio n  to  
so ft e rro r  ra te  as the  d o m in a n t o n e . T h e  fin d in g s  from  th is re se a rc h  h ig h lig h t the  
u se fu ln ess  o f  such  a d ev ice  as a  ra d ia tio n  sen so r an d , in  p a rticu la r , as a  p o s itio n  sen s itiv e  
one.
This thesis is dedicated to the memory of my beloved father, 
George Darambaras, 
to whom I owe everything.
"What I  am searching for is neither the real nor the unreal, 
but the Subconscious, the mystery of what is 
Instinctive in the human Race"
Modigliani.
E R R A T A
T itle  p ag e : U n iv . o f  S rrey —* U n iv . o f  S u rrey
p 2 , §2, line7 : im p lica tin g -*  im p lem en tin g
p 2 2 , fig . 1.9: a  d y n am ic  R A M -*  o f  a d y n am ic  R A M
p 5 5 , lin e7  fro m  bo tto m : d R A M S -*  d R A M s
p 7 1 , l i n e l l :  fa r  aw ay -*  too  fa r  aw ay
p l0 8 ,  §2, la s t line: p rec lu d ed -*  ex c lu d ed
p i  16, l i n e l l :  d e licacy —* sen sitiv ity
p i  17, lin e lO  fro m  b o ttom : e x p re sse d  as-*  i t  sh o u ld  be m o v ed  ab o v e  the eq . (4 .1) 
p l5 8 ,  lin e 7 : 4 5 -6 5 -*  4^-65° 
p i 60 , l i n e l8: d e ig n -*  d esig n  
p i 64, §1, la s t line: re p —* p e r  
p i 65, line5 : fin a lly -*  F in a lly .
N O T E
1) N o ta tio n
In  th is th esis  the  to ta l dose  o f  the  d R A M  d ev ice  w as m easu red  in  ra d (S i) , such  as a  d o se  
o f  1 rad (S i)  m ean s  th a t 100 e rgs o f  en erg y  are  ab so rb ed  p e r g ram  o f  silicon . T h e  ra d  is 
a  C G S un it, w h ile  the S I u n it o f  d o se  is the g ray  (G y), w hich  co rre sp o n d s  to  an ab so rb ed  
d o se  o f  1 jo u le  p e r  k ilo g ram  o f  m a te ria l, so th a t lG y = 1 0 0 rad s .
R e g a rd in g  the no ta tio n  w ith  re sp ec t to  the  d R A M  clo ck  s igna ls , tw o  sy m bo ls, i.e . * an d  
, h av e  been  u sed  th ro u g h o u t th is w o rk , th a t they  are eq u iv a len t. F o r  exam ple : 
R A S * = R A S , C A S * = C A S , W E * = W E .
2) E x p e rim en ts
T h e  tab u la tio n  o f  the  ex p e rim en ts  ca rr ie d  o u t an d  the ex p erim en ta l co n d itio n s  in each  case  
c a n  b e  fo u n d  as an  ap p en d ix  at the  en d  o f  th is thesis.
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1INTRODUCTION
T h e  fa c t th a t en e rg e tic  c h a rg e d  p a rtic le s  h a v e  b een  o b se rv ed  to  be c a p a b le  o f  in d u c in g  
s in g le  e v e n t u p se ts  d irec tly  in  s e m ic o n d u c to r  m em o rie s  has b eco m e  a top ic  o f  
c o n s id e ra b le  in te re s t in  th e  p a s t fe w  years. S in g le  e v e n t  u p s e ts  (S E U s), o r  soft errors 
(S E s), a re  m a in ly  lo g ic  u p se t fa ilu res  th a t a lm o st a lw ay s  o c c u r  in  h ig h  d e n s ity  in te g ra te d  
c irc u its , su ch  as la rg e  sca le  in te g ra te d  (L S I) an d  v e ry  la rg e  sca le  in te g ra te d  (V L S I) 
d ev ices . T h e y  are  c a lle d  "soft" s in ce  th ey  re su lt  o n ly  in  lo ss  o f  d a ta , b u t d o  n o t en ta il 
a c tu a l d a m a g e  to  th e  dev ice . A  c e ll w h ich  has u n d e rg o n e  a  so ft e v e n t can  be  
re p ro g ra m m e d  sa tis fac to rily . T h e se  ev en ts  can  b e  g en e ra ted  b y  n o ise  fro m  ca p a c itiv e  
c o u p lin g  o f  lin es  in  th e  d e v ic e , sy stem  n o ise , o r  b y  im p a c t io n iz a tio n  fro m  a lp h a  p a rtic le s . 
T h e  la tte r  p e n e tra te  th e  d ie  su rface , c re a tin g  a  c lo u d  o f  e le c tro n  h o le  p a irs  a lo n g  th e ir  
track . In  d y n am ic  m em o rie s , s to rag e  re g io n s  such  as p o ten tia l w e lls  c a n  c o lle c t su ff ic ien t 
n u m b e rs  o f  the  g e n e ra te d  m in o rity  ca rrie rs  to  ch a n g e  th e  s to red  s ta te  o f  th e  cell.
S in g le  e v e n t u p se ts  w e re  p re d ic te d  in  1962  [1] as tem p o ra ry  ran d o m  b it-e rro rs  in  sa te llite  
m e m o rie s , in  an tic ip a tio n  o f  th e  fu tu re  ad v e n t o f  h ig h  p a c k in g  d e n s ity  in te g ra te d  c ircu its  
an d  th e ir  su sc e p tib ility  to  c o sm ic  ra y s , b u t th ey  w ere  v e r if ie d  th ro u g h  te lem e tric  
m e a su re m e n ts  re g a rd in g  a n o m a lo u s  tr ig g e rin g  o f  b ip o la r  f lip -flo p  c ircu its  in  an  ac tu a l 
sp a c e c ra f t in  1975 [2]. T h e  so ft e rro r  ra te s  in  sa te llite  system s h av e  s ig n if ic a n tly  in c re a se d  
re c e n tly , b ecau se  o f  th e  in c re a se d  u se  o f  V L S I c irc u it d ev ices . T h e  tre n d  in  in te g ra te d  
c irc u it te c h n o lo g y  h as  been  to w a rd  d e c re a s in g  th e  size  o f  in d iv id u a l e lem en ts  an d  
in c re a s in g  th e  n u m b e r  o f  c o m p o n e n ts  c o m p ris in g  a  s in g le  dev ice . T h e  d e c re a se  o f  v o lu m e  
o f  a  se n s itiv e  e le m e n t im p lie s  a  c o rre sp o n d in g  d ec re a se  in  the  s to re d  ch a rg e  a n d  in  the  
n u m b e r  o f  io n -p a irs  n ec e ssa ry  to  in d u c e  a  so ft e rro r. T h e  d iff ic u ltie s  b ec a m e  ev en  m o re  
sev e re , w h en  it w as re a liz e d  th a t the d y n a m ic  R a n d o m  A c cess  M e m o r y  (d R A M ) 
e n c a p su la tin g  m a te ria ls  c o u ld  th em se lv es  be th e  re a so n  fo r  such  fa ilu re s , b y  co n ta in in g  
"c o n tam in a tin g "  a lp h a  p a r tic le  e m ittin g  e le m e n ts  w h ich  m ay  in te ra c t su ffic ien tly  as to
c o rru p t th e  s to red  d a ta  [3]. T h e  so ft e r ro r  p ro b lem  d u e  to  a lp h a  ra d ia tio n , a lth o u g h  
d isc o v e re d  o n  16k d R A M s, h a d  a  m o re  se rio u s n eg a tiv e  e ffe c t o n  6 4 k  m em o ry  d esig n s 
d u e  to  th e  sm a lle r  c h a rg e  c ap ac ity  o f  th e  sca led  cap ac ito r. A lp h a  p a r tic le s  a re  e m itte d  
fro m  tra c e  c o n tam in an ts  in  th e  in te g ra te d  c irc u it p a ck ag in g  m a te ria ls  an d  can  g en e ra te  
m illio n s  o f  e le c tro n -h o le  p a irs  in  the  s ilico n  sub stra te . T h is  d isch a rg es  th e  s to rag e  ce ll 
c a p a c ito rs , th e  b it lin e s , p a rticu la rly  i f  they  a re  d iffu sed , an d  the sen s in g  n o d es  in  th e  
sen se  am p lifie rs . E rro rs  in d u c e d  by  a lp h a  p a rtic le s  a re  re la te d  a lm o s t e x c lu s iv e ly  to  the 
a m o u n t o f  s to red  ch a rg e . F o r  th e  very  h ig h  p a c k in g  d en sitie s  in  L S I an d  V L S I, each  log ic  
c e ll  c an  b e  as sm all as 10 sq u are  m ic ro n s in  area. In  d y n am ic  m em o ry  d ev ices  a  s in g le  
’'o n "  s ta te  c o u ld  co rre sp o n d  to  a p p ro x im a te ly  5 0 ,0 0 0  e lec tro n s. H o w e v e r, a  s in g le  a lp h a  
p a r tic le  can  io n iz e  en o u g h  s ilico n  a to m s to  p ro d u c e  ab o u t 3 m illio n  e le c tro n  h o le  p a irs , 
c re a tin g  a sp u rio u s  ch a rg e  c le a rly  la rg e  en o u g h  to  u p se t its sta te . G en e ra lly , it  is  fo u n d  
th a t th e  S E U  e rro r  b it ra te  is a  sen s itiv e  fu n c tio n  o f  th e  ty p e  an d  d es ig n  o f  the in te g ra te d  
c irc u it, as w e ll as the  n a tu re  o f  the  in c id e n t rad ia tio n . It is , n o w , re c o g n iz e d  th a t so ft 
fa ilu re s  m ay  b e  c a u se d  by  an  in co m in g  c h a rg e d  p a rtic le  i f  it  d e p o s its  su ffic ien t e n e rg y  
w ith in  a  c ritic a l v o lu m e  o f  th e  se m ic o n d u c to r d ev ice , o r  m ay  be c a u se d  as th e  re s u lt  o f  
se c o n d a ry  io n iza tio n  d u e  to  the  re c o il o f  p a rtic le s  p ro d u c e d  b y  in d u c e d  n u c le a r  reac tio n s . 
S u ch  ev en ts  are  b e c o m in g  s ig n ifican tly  im p o rta n t as d ev ice  d im e n s io n s  an d  g eo m etrie s  
a re  re d u c e d , an d  the  ce ll c a p a c itan c e  an d  c ritic a l ch a rg e  d ec rease , m a k in g  th e  d R A M  cell 
m o re  v u ln e ra b le  to  so ft e rro rs  an d  thus co m p o u n d in g  the p ro b lem .
T h e re fo re , th e  S E U  p h e n o m en o n  c a u se d  b y  io n iz in g  rad ia tio n , e sp e c ia lly  a lp h a  p a rtic le s , 
im p in g in g  on  m em o ry  c ircu its  has d raw n  the a tten tio n  o f  sc ien tis ts  o f  v a rio u s d isc ip lin e s  
in  th e  la s t  tw o  d ecad es . A  n u m b e r o f  re v ie w  re p o rts  [4,5] h av e  b een  p u b lish e d  c o n c e rn in g  
the  c rea tio n  o f  so ft e rro rs  a n d  the  p h y sics  o f  th e  ch a rg e  g en e ra tio n  an d  c o lle c tio n  
p ro c e sse s , an d  s in ce  th en , th e re  has b een  a lo t o f  re sea rch  w o rk  d o n e  by  d es ig n ers  in  the  
m ic ro e le c tro n ic s  in d u s try  in  o rd e r to  e x p la in  system  leve l im p lic a tio n s  a n d  to  im p le m e n t 
sy s tem  lev e l so lu tio n s to  th e  p ro b lem  by  im p lica tin g  e rro r-c o rre c tio n  tech n iq u es  fo r  
sy s tem  re lia b ility  [6 ,7]. T h u s , th is p ro b lem  w as in itia lly  re d u c e d  by  v a rio u s  te ch n iq u es  
su ch  as c o v e rin g  th e  ch ip  su rface  w ith  p o ly a m id e  co a tin g  to  im p ed e  th e  p a ssa g e  o f  the 
a lp h a  p a rtic le s . T h is  c o a tin g  ab so rb s a lp h a  rad ia tio n , lo w ers  th e  so ft e rro r  ra te s  a n d  can  
b e  a p p lie d  e ith e r  to  the ch ip  d u rin g  th e  a ssem b ly  p ro cess , w h en  it  is  k n o w n  as "chip coat" 
o r  "die coat", o r  i t  can  b e  ap p lied  to  th e  w a fe r d u rin g  the m a n u fa c tu rin g  p ro cess , w h en
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it  is c a lle d  a  "wafer coat". A n  a lte rn a tiv e  o r  ad d itio n a l m e th o d  o f  im p ro v in g  so ft e r ro r  ra te  
in  d R A M s is to  in c re a se  the c a p a c itan c e  o f  the  m em o ry  ce ll. A  la rg e  c a p a c ito r  req u ires  
m o re  c h a rg e  to  sw itch  th e  lo g ic  sta te . A n a lp h a  p a rtic le  has k n o w n  e n e rg y  ra n g e  an d  
h e n c e  th e  c e ll c a n  be  d e s ig n e d  w ith  su ffic ie n t c ap a c itan c e  to  e n a b le  the  ch a rg e  g e n e ra ted  
fro m  an  a lp h a  p a rtic le  h it to  b e  ab so rb e d  w ith o u t re a c h in g  th e  c r itic a l leve l. C e ll 
c a p a c itan c e  a t ab o u t th e  4 0  to  5 0  fF  lev e l w as fo u n d  accep tab le  to  a v o id  a lp h a  ra d ia tio n  
re la te d  so ft e rro r  p ro b lem s. T h is  lev e l o f  c a p a c itan c e  re m a in e d  fa irly  c o n s ta n t as a  ta rg e t 
fo r  su c c e e d in g  g en e ra tio n s  o f  d R A M s in  sp ite  o f  sca lin g  o f  th e  a re a  o c c u p ie d  o n  the 
s ilic o n  su rface  by  th e  d R A M  cap ac ito r. C a p a c ita n c e  can  be m a in ta in e d  e ith e r  by  sca lin g  
d o w n  th e  g a te  o x id e  th ick n ess  as the d R A M  ce ll is  sca led  la te ra lly , o r  by  u s in g  a ga te  
m a te ria l w ith  a  h ig h e r d ie lec tr ic  c o n s ta n t th an  s ilico n  d io x id e  su ch  as s ilico n  n itride . 
M a te r ia ls  w h ich  h o ld  p ro m ise  o f  e v e n  h ig h e r d ie lec tric  c o n s ta n t a re  b e in g  in v e s tig a te d  
su ch  as th e  n ew  fe rro e lec tr ic  m a te ria ls .
O n  th e  co n tra ry , so m e re se a rc h e rs  a tte m p te d  to  av a il th em se lv es  b y  re v e rs in g  th e  p ro b lem , 
a n d  h en c e , p ro p o se d  th e  ab o v e  p h e n o m en o n  as a m ech an ism  fo r  th e  d e te c tio n  o f  c h a rg e d  
p a r tic le s  [8 ,9 ]. I t is a lread y  w e ll k n o w n  th a t th e  ex p o su re  o f  d y n a m ic  R A M s to  io n iz in g  
ra d ia tio n  is lia b le  to  c a u se  so ft e rro rs . A lp h a  p a rtic le s , in  p a rticu la r , c an  c au se  u p se ts  in  
d y n a m ic  m em o ry  d ev ices  th ro u g h  th e ir  h ig h  io n iza tio n  ra te . A p p ly in g  d y n a m ic  R A M s as 
p a rtic le  d e tec to rs  fo llo w s as a  co ro lla ry  o f  th e  e lec tro n  ho le  p a irs  b e in g  fo rm ed  a lo n g  the  
track  o f  the  p a ssa g e  o f  th e  io n iz in g  ra d ia tio n . S in ce  it  w as sh o w n  th a t N M O S  d R A M s 
w ere  th e  m o s t sen s itiv e  d ev ice s  in  u n d e rg o in g  th ese  so ft fa ilu re s , the  id e a  o f  u s in g  them  
as p a r tic le  d e tec to rs  o ffe re d  p o te n tia l ad v an tag es  in  im p le m e n tin g  th em  as c h a rg e d  p a rtic le  
d e te c to rs  o f  h ig h  sp a tia l an d  tim e  re so lu tio n .
F u rth e rm o re , the  fe a s ib ility  o f  n eu tro n  d ig ita l d o s im e try  has a lso  b een  o f  p a r tic u la r  in te re s t 
to  a  la rg e  n u m b e r o f  re sea rch ers  an d  g ro u p s , as w e ll as o u r  o w n . S u g g e s tio n s  w ere  
p re se n te d  in  u s in g  d R A M s as n eu tro n  d o s im e te rs  b y  u tiliz in g  su ita b le  n eu tro n  to  c h a rg e d  
p a r tic le  c o n v e rtin g  m a te ria ls  w ith  h ig h  n eu tro n  c ro ss-sec tio n , fo r  e x a m p le  fo r  the  (n ,a )  
c a p tu re  re a c tio n , b y  ap p ly in g  a s im ila r  te c h n iq u e  [1 0 ,1 1 ,1 2 ,1 3 ]. In  o n e  o f  th e se  a ttem p ts  
[ 10] , l ith iu m  c o n v e rte r  fo ils  fo r  in te rfa c in g  to  d y n am ic  m em o rie s  h av e  been  u se d  to  
p ro d u c e  a  f lu x  o f  c h a rg e d  p a rtic le s  fro m  th e rm a l n eu tro n  irra d ia tio n  a n d  have  
d e m o n s tra te d  u se fu l sen s itiv ity  to  th e rm a l n eu tro n s. E x p e rim e n ts , re p o r te d  in  a  d iffe re n t 
a p p ro a c h  [11] to w a rd  th is  d irec tio n , u s in g  a beam  o f  14 M eV  n eu tro n s  a n d  a 6L iF  c ry s ta l
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as a  c o n v e rte r  m e a su re d  sen s itiv itie s  to  n e u tro n  ra d ia tio n  as h igh  as 9 .2 5  m e m o ry  e rro rs  
p e r  m illire m , a n d  it w as e s tim a te d  th a t th e  d R A M  c o m b in e d  w ith  an  o p tim iz e d  c o n v e rte r  
c o u ld  d e te c t th e rm a l n eu tro n s  w ith  su ffic ie n t sen s itiv ity  to  be u se d  as th e  sen s itiv e  e le m e n t 
in  an  a lb e d o  n eu tro n  d o s im e te r  in  re a lis tic  ra d ia tio n  fie ld s , s in ce  th e  a lb ed o  n eu tro n  
d o s im e te r  a ssu m es th a t the th e rm a l n eu tro n  flu en ce  fro m  the  b o d y  is p ro p o rtio n a l to  the  
d o se  e q u iv a le n t p ro d u c e d  in  it. F in a lly , a  c red itab le  p e rfo rm a n c e  w as o b ta in e d  in  the  
c o n te x t o f  n e u tro n  d o s im e try  by  em p lo y in g  so ft e rro rs  in  a  2 5 6 k  d R A M . N eu tro n s  from  
241A m -B e  an d  252C f  n eu tro n  so u rces  in  a  p a ra ff in  h o w itz e r  c o n fig u ra tio n , sc a tte re d  o f f  a  
w a te r  p h a n to m , g en e ra ted  so ft e rro rs  th ro u g h  th e  ac tion  o f  a lp h a  p a rtic le s  an d  trito n s 
p ro d u c e d  b y  th e  (n ,a )  reac tio n  in  6L iF  co n v e rte rs . A  ca lib ra tio n  c u rv e  o f  so ft e rro rs  
a g a in s t d o se  e q u iv a le n t w as p lo tte d , a fte r  the  d o se  e q u iv a le n t w as c a lc u la te d  from  th e rm a l 
n e u tro n  f lu x  m easu rem en ts . A s a re su lt, a lth o u g h  th e  lo w est d o se  m e a su re d  w as ab o u t 25 
(iS v , c o rre sp o n d in g  to  a s in g le  so ft e rro r, i t  w as p o in te d  o u t th a t th e  th re sh o ld  c o u ld  
e a s ily  b e  m a d e  5 -1 0  tim es lo w er, i f  sev e ra l d ev ices  w ere  u se d  to  g iv e  a  la rg e r a rea  o f  
in te ra c tio n . In  a d d itio n , i t  w as p o s tu la te d  th a t a  1M  m em o ry  d ev ice , w h ich  w ill req u ire  
a  sm a lle r  a m o u n t o f  ch a rg e  to  c rea te  a  so ft e rro r, w ill h av e  an  ev en  lo w e r  th re sh o ld  [13]. 
T a k in g  a  p a c e  fo rw ard , th is  re sea rch  s tu d y  in v es tig a te s  the  re la tiv e  sen s itiv ity  o f  sp ec ific  
e le m e n ts  w ith in  the  d R A M  ch ip  an d  d em o n stra te s  th a t all d R A M  c irc u it e lem en ts  can  
su ffe r  f ro m  a lp h a  p a rtic le  e rro rs . W ith  th is  d e v ic e  m ic ro n  re so lu tio n  m ap s  lim ite d  by  the 
ra n g e  o f  th e  c h a rg e d  p a rtic le s  in  the  s ilico n  ch ip  can  be p ro d u c e d  w h ich  lo ca te  w h e re  so ft 
fa ilu re s  o c c u r  in  an  in te g ra te d  c irc u it u n d e r  irrad ia tio n , u n d e rly in g  th e  u se fu ln ess  o f  
d y n a m ic  R A M  as a p o s itio n  sen s itiv e  ra d ia tio n  d e tec to r. H e n c e , the  im p o rta n c e  o f  
e x p lo r in g  th e  m ech an ism  o f  ra d ia tio n  in d u c e d  s ing le  e v e n t u p se ts  an d  th e  d ev ice  
p a ra m e te rs  w h ich  d e te rm in e  the  c irc u it su scep tib ilitie s  th ro u g h o u t th is w ork .
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5C H A P T E R  1
Fundamental Principles For Memory
1 .1  I n t e g r a t e d  T e c h n o lo g ie s  f o r  M e m o ry
T h ro u g h o u t th e  la s t d ecad es  th e  g ro w th  o f  th e  m ic ro e lec tro n ics  in d u s try  has d e p e n d e d  
u p o n  m em o rie s  an d  u p o n  th e  sev era l te ch n o lo g ie s  d ev e lo p e d  w ith  th em . M o s t e lec tro n ic  
sy s tem s a re  b u ilt o n  th e  I n te g r a te d  C i r c u i t  ( IC  ), w h ich  is  an  e n se m b le  o f  bo th  ac tiv e  
a n d  p a ss iv e  d ev ices  fo rm e d  o n  a n d  w ith in  a s in g le -c ry s ta l se m ic o n d u c to r  su b stra te  a n d  
in te rc o n n e c te d  b y  a m e ta lliz a tio n  p a tte rn .
A n  IC  is a  se m ico n d u c to r c o m p o n e n t w h ich  is p ro d u c e d  u s in g  o n e  o f  th e  m an y  
se m ic o n d u c to r  m a n u fa c tu rin g  p ro c e sse s . M e m o rie s  are  th e  id ea l te c h n o lo g y  d riv e rs  fo r  
a d v a n c e d  se m ic o n d u c to r  p ro cesse s . O v e r  th e  y ea rs  v a rio u s  d a ta  s to rag e  d ev ices  h av e  b een  
tr ie d  fo r  th e  b as ic  s to rag e  fu n c tio n  an d  ca n  be d iv id e d  in to  th e  semiconductor types an d  
in to  th e  moving media types, w h ich  re q u ire  m ech an ica l e q u ip m e n t fo r  o p e ra tio n .
A ll o f  th e  re c e n t te c h n o lo g ic a l ad v an ces  d e p e n d  on  the  ab ility  to  s to re  an d  re tr ie v e  
m a ss iv e  am o u n ts  o f  d a ta  q u ick ly  a n d  in ex p e n s iv e ly , an d  th e re fo re , o n  th e  d e v e lo p m e n t 
o f  th e  se m ic o n d u c to r m em o rie s . T h e  la tte r  can  be  d iv id e d  by  te c h n o lo g y  in to  Metal- 
Oxide-Semiconductor (M O S ), bipolar an d  Charge Coupled Devices (C C D ). T h e  id ea l 
m e m o ry  w o u ld  b e  o f  lo w  co st, h igh  d en s ity , h ig h  p e rfo rm a n c e , w ith  lo w  p o w e r 
d iss ip a tio n , ra n d o m -a c ce ss , n o n -v o la tile , h ig h ly  re liab le , e a sy  to  tes t a n d  s ta n d a rd iz e d
th ro u g h o u t th e  in d u stry . T h e  M O S  d ev ice s  in tro d u c e d  in  the  la te  6 0 ’s fo u n d  n a tu ra l an d  
im m e d ia te  a p p lic a tio n  in  su ch  k in d  o f  m em o rie s . T h e  M O S  sy stem  is by  fa r  th e  m o s t 
im p o rta n t d e v ic e  s tru c tu re  u se d  in  bo th  Large-Scale Integration (L S I) a n d  Very Large- 
Scale Integration (V L S I) te c h n o lo g y , sin ce  w ith  th e ir  m ic ro sco p ic  d im e n s io n s  o ffe re d  the  
p o te n tia l fo r  g rea tly  in c re a s in g  m e m o ry  p e rfo rm a n c e , w h ile  a t the  sam e  tim e  re d u c in g  
c o s t. O n  th e  o th e r  h an d , M O S  d ev ices  h av e  a  v e ry  s im p le  g e o m e tiy  s in ce  th e ir  b a s ic  
s to rag e  c e ll c irc u it is  d u p lic a te d  in  an e a s ily  m a n u fa c tu rab le  re p e titiv e  m a trix , i.e . a lo n g  
ro w s  a n d  c o lu m n s  in  a  re c ta n g u la r  o r  sq u a re  p a tte rn . T h is  m ak es  th em  e a sy  to  an a ly z e  a n d  
test. A s a  re su lt, M O S  m e m o rie s  b e c a m e  le a d in g  se m ic o n d u c to r c o m p o n e n ts  w h ich  w ere  
u se d  fo r  o th e r  V L S I c ircu its  su ch  as m ic ro p ro c e sso rs  an d  o th e r  m o re  c o m p le x  log ic  
d ev ice s .
1 .2  G e n e r a l  C h a r a c te r i s t ic s  o f  M O S F E T  T e c h n o lo g y
S in c e  M O S  d ev ices  o f  sm a ll g eo m e trie s  a re  a lread y  o f  c o m p a ra b le  sp eed s  to  b ip o la r  
d e v ic e s , th e  fu tu re  o f  M O S  te c h n o lo g y  in  m e m o ry  sy stem s is a ssu red . F a b ric a tio n  
te c h n o lo g y  fo r  M O S  IC s is v e ry  rap id ly  a d v an c in g . M O S  IC s a re  m a d e  a lm o s t en tire ly  
fro m  F E T s  ( field-effect transistors ), w h ich  a llo w  m u ch  d e n se r  c ircu itry  th an  d o  b ip o la r  
e le m e n ts . O n e  o f  th e  m em b ers  o f  th e  fam ily  o f  F E T s is the  M O S F E T  ( metal-oxide 
semiconductor field-effect transistor), w h ich  is  th e  d o m in a n t d e v ic e  u se d  in  V L S I c ircu its , 
b e c a u se  it  c an  be sca led  to  sm a lle r  d im e n s io n s  th an  can  o th e r  ty p es  o f  d ev ice s .
T h e  M O S F E T  is a  u n ip o la r  d e v ic e  in  w h ich  the c u rre n t c o n d u c tio n  is d u e  to  the  m a jo rity  
e a rn e r s  ( i.e . e lec tro n s  fo r  an  n -c h a n n e l M O S F E T  a n d  ho les fo r  a  p -c h a n n e l M O S F E T  ). 
Its  te c h n o lo g y  c an  be  su b d iv id e d  in to  N M O S  (n -ch an n e l M O S F E T ) a n d  C M O S  
(c o m p le m e n ta ry  M O S F E T ) te c h n o lo g y , w h ich  p ro v id e s  n -c h a n n e l an d  p -ch an n e l 
M O S F E T s on  th e  sam e ch ip . N M O S  w as the  te ch n iq u e  u sed  by  m o s t V L S I d ev ices  as it  
o ffe re d  a  h ig h  p a c k in g  d e n s ity  a n d  e a s ie r  m a n u fa c tu rin g  w ith  a  re a so n a b le  p o w e r 
c o n su m p tio n . C M O S  w h ich  re q u ire s  less  p o w e r than  N M O S , b u t a  m o re  e x p e n s iv e  
m a n u fa c tu r in g  p ro c e ss , b eco m es m o re  a ttra c tiv e  as the  fea tu re  s ize  is red u ced .
A  c o n c e p tu a l c ro ss -se c tio n  o f  th e  s tru c tu re  o f  an  n -ch an n e l s ilico n  M O S F E T  is sh o w n  in  
f ig u re  1.1. T h e  b as ic  s tru c tu re  o f  an  n -c h a n n e l M O S F E T  c o n s is ts  o f  a  p - ty p e  s ilico n
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s u b s t r a t e ,  th e  h eav ily  d o p e d  n+ s o u rc e  an d  d r a in  reg io n s fo rm e d  by io n  im p la n ta tio n  o r 
b y  th e rm a l d iffu s io n  o n  the  p -su b s tra te , an d  a th in  gate  o x id e  (M O S s tru c tu re )  d e p o s ite d  
o n  th e  p -su b s tra te , w h ich  se rv es  as the  g a te  e le c tro d e  to c o n tro l the  c u rre n t f lo w  th ro u g h  
th e  c h a n n e l re g io n  u n d e rn e a th  the  g a te  o x id e  a n d  b e tw een  th e  sou rce  a n d  d ra in  re g io n s .
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F ig u r e  1 .1 : D ev ice  s t r u c t u r e  o f  a  11- c h a n n e l s ilic o n  M O S F E T  [14].
T h e  g a te  e le c tro d e  d e p o s ite d  on  top  o f  the S i 0 2 ga te  o x id e  is fo rm e d  by  u s in g  e ith e r  
h e a v ily  d o p e d  p o ly s ilic o n  o r a  co m b in a tio n  o f  p o ly s ilic o n  a n d  s ilic id e  m e ta l. In  a d d itio n  
to  th e  g a te  o x id e , a  m u ch  th ic k e r  Field o x id e  su rro u n d in g  th e  M O S F E T  is a lso  d e p o s ite d  
o n  th e  o u te r  ed g e  o f  th e  d e v ic e  to iso la te  it f ro m  o th e r d e v ic e s  on  th e  sam e  IC  ch ip . A 
c o n d u c tin g  c h a n n e l  b e tw een  the so u rce  and  the  d rain  can  be  fo rm e d  by  u s in g  a b u rie d  
im p la n te d  lay e r o r  i t  c an  be in d u c e d  by a p p ly in g  a ga te  v o ltag e . T h e  d is ta n c e  b e tw een  the 
m e ta llu rg ic a l ju n c tio n s  o f  th e  so u rce  an d  d ra in  reg io n s is d e f in e d  as th e  c h a n n e l  le n g th , 
L , a lo n g  the  y -d ire c tio n , an d  th e  c h a n n e l  w id th  a lo n g  the  z -d irec tio n  is d e s ig n a te d  as Z. 
T h e  g a te  o x id e  th ick n ess  is d e n o te d  as dox (< 1000 A), a n d  N A is th e  su b s tra te  d o p a n t 
d e n s ity . T h e  n +-p  ju n c t io n s  fo rm e d  in the so u rce  and  d ra in  reg io n s  are  e le c tr ic a lly  
is o la te d  fro m  o n e  a n o th e r w h e n  the ga te  v o lta g e  is eq u a l to  zero , an d  the  d e v ic e  is in its 
"o ff"  s ta te . I f  a  su ffic ie n tly  la rg e  p o s itiv e  v o lta g e  is ap p lied  to the g a te  e le c tro d e , an n-
ty p e  in v e r s io n  la y e r  is in d u c e d  a t th e  su rface  o f  the sem ico n d u c to r, w h ich  in  tu rn  c rea tes  
a  c o n d u c tin g  c h an n e l b e tw een  th e  so u rce  a n d  th e  d ra in  reg io n s. W h e n  th e  se m ico n d u c to r 
su rface  u n d e r  the  ga te  o x id e  is in v e rte d , a n d  a  v o ltag e  is ap p lied  b e tw e e n  th e  so u rce  a n d  
d ra in  ju n c tio n s , e lec tro n s  can  e n te r  the  in v e rte d  ch an n e l fro m  the  so u rce  ju n c tio n  an d  
le a v e  a t th e  d ra in  ju n c tio n . T h e  d ev ice  is n o w  in  its  "on" s ta te . S in ce  th e  co n cen tra tio n  
o f  th e  e lec tro n s  in  th e  c h an n e l in c re a se s  w ith  in c rea s in g  ga te  v o ltag e , th e  m ag n itu d e  o f  
th e  c u rre n t fo r  a  g iv en  d ra in  v o ltag e  c a n , thus, be  m o d u la te d  by  c h a n g in g  the gate  vo ltag e . 
T h e  m in im u m  g a te  v o lta g e  re q u ire d  to  c au se  a p p rec iab le  cu rren t f lo w  is  c a lle d  th r e s h o ld  
v o lta g e . S im ila rly , a  p -c h a n n e l M O S F E T  can  be  fab rica ted  by  u s in g  an  n -ty p e  su b s tra te  
a n d  im p la n ta tio n  o f  bo ro n  to  fo rm  h eav ily  p+-so u rce  and  d ra in  reg io n s . In  a p -ch an n e l 
M O S F E T , h o les  are  the  m a jo rity  c a rrie rs  f lo w in g  th ro u g h  the  ch a n n e l b e tw een  the  so u rce  
an d  d ra in  reg io n s  [14 ,15],
T h e  M O S F E T  is a  fo u r-te rm in a l d e v ic e  w ith  e lec tr ica l co n tac ts  to  th e  so u rce , d ra in , g a te  
an d  su b stra te . U n d e r  n o rm a l o p e ra tin g  co n d itio n s , the  so u rce  an d  the su b stra te  te rm in a ls  
a re  c o n n e c te d  to  a co m m o n  g ro u n d . H o w e v e r, w h en  a b ias  v o lta g e  is a p p lie d  to  the  
su b stra te , i t  can  a lso  c h an g e  th e  ch an n e l c o n d u c tan ce  o f  the  M O S F E T . T h e  ch an n e l 
c o n d u c ta n c e  is a  v e ry  im p o rta n t p a ra m e te r  fo r  M O S F E T  o p e ra tio n . If, a t z e ro  g a te  b ias, 
th e  ch an n e l co n d u c tan ce  is v e ry  lo w  an d  w e m u s t app ly  p o s itiv e  v o ltag e  to th e  g a te  to  
fo rm  the  n -ch an n e l, th en  the  d e v ic e  is c a lle d  enhancement-mode M O S F E T  o r  n o rm a lly -o ff  
M O S F E T . I f  an  n -c h a n n e l ex is ts  at z e ro  b ias  an d  w e m u st app ly  a  n e g a tiv e  v o ltag e  to  the 
g a te  to  d e p le te  ca rrie rs  in  th e  ch a n n e l to  red u c e  th e  ch an n e l co n d u c ta n c e , then  the d ev ice  
is u su a lly  c a lle d  depletion-mode o r  n o rm a lly -o n  M O S F E T . S im ila rly , w e  h av e  th e  p- 
c h a n n e l n o rm a lly -o ff  an d  n o rm a lly -o n  M O S F E T s. T h e  e n h a n c e m en t-m o d e  d iffe rs  from  
th e  d e p le tio n -o n e  in  th a t i t  d o es  n o t h av e  a b u ilt- in  ch an n e l a n d  is n o rm a lly  o f f  w ith  zero  
g a te  b ias. In s tead , the  ga te  e lec tric  f ie ld  en h an ces  th e  co n d u c tiv ity  o f  the  su b s tra te  d irec tly  
u n d e r  the  o x id e  lay e r, to  in d u c e  a ch an n e l th e re  by a ttrac tin g  c o rre sp o n d in g  m o b ile  
c a rr ie rs  fro m  th e  su b s tra te , an d  so in v e r t the  e a rn e r  co n cen tra tio n  in  th is  c h an n e l to  m a tch  
b o th  so u rce  an d  d ra in  im p u rity  type . S in ce  th e re  is a  p o ten tia l v a ria tio n  a lo n g  the  ch an n e l 
b e c a u se  o f  its  f in ite  re s is ta n c e , th e  c o rre sp o n d in g  v o ltag e  d ro p  re su lts  in  a  v a ria tio n  o f  
c h a rg e  p e r  u n it a rea , i.e . a  c h an g e  in  ch a n n e l th ick n ess  a lo n g  its  len g th . E n h a n c e m e n t­
m o d e  M O S F E T s are  m o re  w id e ly  u se d  in  IC  ap p lica tio n s  than  d e p le tio n -m o d e  o n es [16]. 
T h e  d riv e  to  re d u c e  d e v ic e  d im en sio n s  (an d  a rea ) led  to  the  d e v e lo p m e n t o f  s c a lin g
th eo rie s  fo r  the  M O S  tran s is to rs . T h e  re d u c tio n  in  d ev ice  d im en sio n s  is m o tiv a te d  b y  the  
n e e d  to  m a k e  h ig h ly  co m p lex  IC s c o m p ris in g  as m an y  as h u n d red s  o f  th o u san d s  o f  
tra n s is to rs  o n  a  s in g le  se m ic o n d u c to r ch ip . A  k ey  co n c e p t in  th e  in d u s try  has b een  the  
sc a lin g  o f  a ll ch a ra c te ris tic s  so  th a t th e  p h y s ic a l c h a rac te ris tic s  o f  th e  sc a le d  tran s is to r  
re m a in  s im ila r  to  tho se  o f  th e  u n se a le d  one. T h e  c u rre n t te c h n o lo g y  can  thu s be 
p a ra m e te ris e d  by  th e  sm a lle s t feature size u se d  (gate  leng th  L ). T h is  sca lin g  d o w n  o f  
fe a tu re  size  a lso  b rin g s  a  re d u c tio n  in  the  p o w e r req u irem en ts  a n d  an  in c re a se  o f  
sw itc h in g  sp eed  an d  o f  th e  c o m p o n e n t d en sity . S ca lin g  the  te c h n o lo g y  red u ces  ch ip  size  
a n d  p e rm its  h ig h e r d en sitie s  o f  M O S  m em o rie s  to  be m ad e  m o re  c o s t e ffec tiv e ly . I t  a lso  
g iv es  a  s ig n ific a n t im p ro v e m e n t in  p e rfo rm an ce . T h ese  sca lin g  tech n iq u es  hav e  been  
tra n s fe rre d  d ire c tly  fro m  N M O S  to  C M O S  tech n o lo g ie s  an d  p ro v id e  s im ila r  ch ip  size  a n d  
sp e e d  re d u c tio n  ad v an tag es  in  bo th  [17 ,18].
1 .3  R a n d o m  A ccess  M e m o ry  D ev ices
A n o th e r  p o ss ib ility  o f  c la ss if ic a tio n  o f  s e m ic o n d u c to r d a ta  s to rag e  d e v ic e s  is  re la te d  to  the  
b a s ic  a rc h ite c tu re  an d  ce ll s tru c tu re  o f  the  m em o ry  c ircu it. T h e  th ree  m a jo r  d iv is io n s  o f  
m e m o rie s  a re  R A M s ( Random Access Memories ), R O M s ( Read-Only Memories ) an d  
S A M s ( Serial Access Memories ). F o r  m o s t la rg e  m em o ries , th e  ra n d o m  access  m em o ry  
o rg a n iz a tio n  is p re fe rred .
T h e  b as ic  R A M  is a  m em o ry  in  w h ich  any  s to rag e  lo ca tio n  c an  be ra n d o m ly  ac c e sse d  fo r 
R e a d  a n d  W rite  by  in p u ttin g  th e  co o rd in a te s  o f  th a t b it on  the  ad d ress  p in s  a n d  the tim e  
re q u ire d  to  access  a  w o rd  fro m  m em o ry  is the  sam e, reg a rd le ss  o f  w h ic h  w o rd  is to  be 
accessed . T h u s , w o rd s  can  be re a d  fro m  the  m em o ry  in  an y  se q u e n c e  w ith o u t tim e  
p en a lty . T h e se  m em o rie s  a re  u su a lly  v o la tile  in  th a t they  w ill lo se  th e ir  s to red  in fo rm a tio n  
i f  p o w e r  is re m o v e d  [19]. A  ty p ica l ran d o m  access  m em o ry  a rch itec tu re  is sh o w n  in  f ig u re  
1.2, a n d  co n sis ts  o f  a  m a trix  o f  s to rag e  bits w ith  b it cap ac ity  2N x 2M b its  a rra n g e d  in  an 
a rra y  w ith  2 M co lu m n s (b it lin e s) an d  2N ro w s (w o rd  lines). T o  re a d  the  d a ta  s to red  in  the  
a rray , a  ro w  ad d ress  is in p u t a n d  is d e c o d e d  to  se lec t o n e  o f  th e  ro w s o r  w o rd  lines. A ll 
o f  th e  c e lls  a lo n g  th is  w o rd  lin e  are  ac tiv a ted . T h e  co lu m n  d e c o d e r  then  a d d re sse s  o n e  b it 
o u t o f  th e  2M b its  th a t h av e  b e e n  a c tiv a te d  an d  ro u te s  the  d a ta  th a t is s to red  in  th a t b it to
a  s e n se  a m p lif ie r  a n d  th en  o u t  o f  th e  a rray , c o n tro lle d  by  th e  R e a d -W rite  co n tro l c irc u it 
[20].
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F ig u r e  1 .2: R a n d o m  A c c e ss  M e m o ry  A r c h i te c tu r e .
T h e  m o s t e s se n tia l p a r t  o f  a  m e m o ry  is th e  d a ta  s to rag e  ce ll. In  se m ic o n d u c to r  m em o rie s  
th e  m o s t c o m m o n  s to ra g e  e lem en ts  are  e ith e r  a  la tch  o r  b is ta b le  flip -flo p  o r  a c h a rg e d  
c a p a c ito r . T h e  b is ta b le  f lip -f lo p  is s te e re d  to  th e  c o rre c t s ta te  d u rin g  th e  w rite  p h a se  an d  
w ill re m a in  in  th is s ta te , su b je c t to  m a in te n a n c e  o f  p o w e r su p p lie s , d u r in g  an  in d e fin ite  
n u m b e r  o f  re a d  a ccesse s . S in ce  no  fu r th e r  ac tio n  to  m a in ta in  the  s ta te  is re q u ire d , 
m e m o rie s  u s in g  th is  s to ra g e  e le m e n t are  g e n e ra lly  te rm ed  " s t a t i c "  m e m o r ie s  o r  s R A M s . 
T h e  flip -flo p  c o n s is ts  o f  tw o  lo a d  e lem en ts  (L ), tw o  s to rag e  tran s is to rs  (C ) an d  tw o  access  
tra n s is to rs  (D ) (f ig u re  1.3 (a), w h e re  W  are  th e  w o rd  lin es  a n d  B the b it lin es). D a ta  are 
s to re d  as v o lta g e  lev e ls  w ith  the  tw o  s id es  o f  the flip -f lo p  in  o p p o s ite  v o lta g e
c o n fig u ra tio n s .
T h e  a lte rn a tiv e  m em o ry  e le m e n t is b a se d  on  the  c h a rg e d  o r d isc h a rg e d  s ta te  o f  a  c a p a c ito r  
w h ic h  is se t d u rin g  the  w rite  p h a se  an d  d e s tru c tiv e ly  read , fo llo w e d  by  a  re w rite , d u rin g  
a re a d  access . A s th e  c a p a c ito r  s lo w ly  d isch a rg es  d u e  to  le ak ag e , i t  is  n e c e ssa ry  to  
p e r io d ic a lly  re a d  an d  re fre sh  th e  s to re d  charge . T h is  is g en e ra lly  d o n e  d u rin g  a  sp ec ia l 
re fre sh  access  th a t re p le n ish e s  the  ch a rg e  fo r a p o rtio n  o f  th e  m em o ry . A ll m e m o ry  
e le m e n ts  a re  e x a m in e d  w ith in  a  n u m b e r o f  such a ccesse s  fo rm in g  a  re fre sh  c y c le . M e m o ry  
sy s te m s  e m p lo y in g  th is  fo rm  o f  s to rag e  e le m e n t a re  g en era lly  re fe rre d  to  as "  d y n a m ic "  
m e m o r ie s  o r  d R A M s  ( f ig u re  1.3 (b), w h ere  C  is th e  s to rag e  ca p a c ito r , T  th e  se le c t 
tra n s is to r , an d  W  a n d  B the  w o rd  an d  b it lines re sp e c tiv e ly )  [21 ,22].
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F ig u r e  1 .3 : S c h e m a tic  o f  g e n e ra l iz e d  R A M  m e m o ry  ce lls : (a )sR A M ; (b )d R A M .
D R A M s are  w id e ly  u se d  in  th e  im p lem en ta tio n  o f  c o m p u te r m em o ries . E v en  th o u g h  they  
h a v e  la rg e r  access  tim es an d  they  re q u ire  re fresh  a n d  o th e r m o re  co m p lex  c o n tro l c irc u its , 
th ey  re m a in  c o s t e ffe c tiv e  fo r  m o s t ap p lica tio n s . T h e  m a in  reaso n s are  th e ir  h ig h  
c a p a c itie s  - th ey  are  4  tim es as d en se  as sR A M s - and  th e ir  re la tiv e ly  m o d e s t p o w e r 
re q u ire m e n ts . O n  the  o th e r  h and , sR A M s h av e  no n ecess ity  o f  re fre sh in g , s im p lif ie d  
tim in g  re q u ire m e n ts  an d  h ig h e r sp eed s, in genera l. T h ese  ch a ra c te ris tic s  re d u c e  th e  c o s t
o f  m e m o ry  in te rfa c e  c ircu its  an d  thus m a k e  sR A M s g en era lly  u se d  in  a p p lic a tio n s  n eed in g  
sm a ll m em o rie s .
1 .4  D y n a m ic  R a n d o m  A ccess  M e m o ry
T h e  d y n a m ic  R A M  is the  fo re ru n n e r  p ro d u c t o f  th e  se m ic o n d u c to r in d u stry . It is the  
m e m o ry  m o s t c lo se ly  tie d  to  th e  te ch n o lo g y , a n d  a lso  the  o n e  w ith  th e  h ig h e s t v o lu m e  
p ro d u c tio n . D R A M s a c c o u n t fo r  m o re  th an  h a lf  o f  the to ta l M O S  m e m o ry  m ark e t.
IC  d e s ig n e rs  fo u n d  o u t th a t th ey  d id  n o t h av e  to  u se  a flip -f lo p  to  p ro v id e  the  s to rag e  ce ll 
fo r  R A M  sto rag e . A lth o u g h  th e  f lip -flo p  ty p e  m em o ry  is q u ite  e ffe c tiv e , it  has the  
d isa d v a n ta g e  th a t th e  c irc u it o f  th e  m em o ry  ce ll is re la tiv e ly  co m p le x , a n d  th e re fo re  the 
n u m b e r  o f  ce lls  th a t can  be fa b ric a ted  on  a s ilic o n  ch ip  is lim ited . T h e  ca p a c ito r-lik e  
s tru c tu re  o f  the  M O S  tran s is to r , w h ic h  a d R A M  is b ased  o n , p ro v id e s  an a lte rn a tiv e  
s to rag e  ce ll fo r  a  m em o ry  c ircu it. T h e  lev e l o f  ch a rg e  s to red  by  th e  c a p a c ito r  s tru c tu re  
re p re se n ts  th e  in fo rm a tio n  s to re d  in th e  m em o ry . T h e  m a in  a d v an tag es  o f  th e  d y n a m ic  ce ll 
o v e r  th e  f lip -f lo p  c e ll are: 1) th e  d y n a m ic  c e ll o ccu p ie s  a m u ch  sm a lle r  a re a  so  th a t th is 
ap p ro a c h  p e rm its  a  v e iy  h igh  d en s ity  m em o ry  an d  thu s a  v e ry  lo w  c o s t p e r  b it s to red  an d
2) i t  re q u ire s  v e ry  little  p o w e r co n su m p tio n  to  th e  lev e l o f  b e in g  ab le  to  ru n  re lia b ly  on  
b a tte ry  b ack u p . A s a re su lt, d R A M s h av e  re p la c e d  m an y  o th e r  d a ta  s to rag e  m e d ia  
in c lu d in g  c o re  m em o ry  d u rin g  th e  e a rly  1970s, th e  sR A M s in  th e  1980s in  m an y  sm all 
sy s tem  an d  m ic ro p ro c e sso r  a p p lica tio n s  a n d  e v e n tu a lly  new  o p e ra tin g  m o d es  h av e  a llo w e d  
th em  to  c o m p e te  w ith  se ria l m e m o rie s  such  as F IF O  (firs t-in  firs t-o u t)  b u ffe rs  an d  ch a rg e  
c o u p le d  d ev ice s  in  g rap h ic s  ap p lica tio n s . M o re o v e r, ad v an ces  in  p a c k a g in g  tech n o lo g y  
h av e  a lso  im p ro v e d  th e  d e n s ity  o f  d R A M s in  th e  sy stem  an d  n o w  th ey  a re  b eg in n in g  to  
m o v e  in to  th e  la rg e  m a g n e tic  d isk  s to ra g e  m ark e t.
1 .4 .1  B a s ic  d y n a m ic  R A M  C e ll
D y n a m ic  m e m o ry  ce lls  s to re  in fo rm a tio n  u s in g  th e  ab sen ce  o r  th e  p re se n c e  o f  an  e lec tr ic  
c h a rg e  o n  a  cap ac ito r. A  c a p a c ito r  is a  d ev ice  th a t s to res  e le c tr ic  en e rg y  b a se d  on  the
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p h y s ic a l p a ra m e te rs  o f  th e  cap ac ito r , th e  a m o u n t o f  en e rg y  av a ilab le , an d  th e  a m o u n t o f  
tim e  th e  so u rce  o f  e n e rg y  is a p p lie d  to. In  the  d y n am ic  s to rag e  ce ll, th e  p h y s ic a l 
p a ra m e te rs  a re  d e te rm in e d  b y  the  c o n s tru c tio n  o f  the  ce ll. F ig u re  1.4 sh o w s th e  co n c e p ts  
o f  a  d y n a m ic  m e m o ry  c e ll a n d  the  ty p es o f  c irc u its  re q u ire d  to  su p p o rt its  o p e ra tio n . T h e  
ce ll, th e  sm a lle s t u n it o f  in fo rm a tio n  sto rag e , is  se le c te d  by  the  ad d ress  c irc u its  o f  th e  
m e m o ry , e n a b lin g  th e  s to r a g e  c a p a c i to r  to  e ith e r  s to re  in fo rm a tio n  o r  to  m a k e  its  e x is tin g  
in fo rm a tio n  a v a ila b le  to  th e  m ic ro p ro cesso r. A  r e f r e s h  in p u t  is  p ro v id e d  fo r  th e  re fre sh  
o p e ra tio n  w h ic h  re q u ire s  le ss  th an  1%  o f  the  m e m o ry ’s a v a ilab le  tim e. A  b id ire c tio n a l 
s e n s e  a m p l i f ie r  a llo w s in fo rm a tio n  to  f lo w  in to  o r  o u t o f  th e  s to rag e  c a p a c ito r  v ia  the  
s w i tc h in g  t r a n s i s to r .  T h e  size  o f  th e  s in g le -tra n s is to r  ce ll is d e te rm in e d  by  the 
p e rfo rm a n c e  o f  a  g iv e n  se n se  a m p lif ie r  d e s ig n , b e c a u se  th e  m ag n itu d e  o f  th e  s ig n a l th a t 
m u s t  b e  d e te c te d  is p ro p o rtio n a l to th e  size  o f  th e  ce ll cap ac ito r. T h e  m o re  se n s itiv e  a 
se n se  a m p lif ie r  is , th e  sm a lle r  th e  c a p a c ito r  req u ire d . I n p u t  a n d  O u tp u t  b u f f e r s  are  
p ro v id e d  to  iso la te  th e  a c tu a l m em o ry  ce ll fro m  o u ts id e  in flu en ces  w ith in  the 
m ic ro c o m p u te r  [23].
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Charging
source
F ig u r e  1 .4 : D y n a m ic  m e m o r y  ce ll [23],
D u r in g  th e  e a rly  y ea rs  o f  d R A M  d e v e lo p m e n t th e re  w as a  p e r io d  o f  e ffo rt a t in n o v a tio n  
o f  th e  d e s ig n  in  m e m o ry  c e ll s tru c tu res  by  ra n g in g  the  n u m b e r  o f  tran s is to rs , fro m  six
tra n s is to rs  d o w n  to  o n e , in  an  a tte m p t to  bo th  re d u c e  th e  size  o f  th e  m e m o ry  a rray  an d  
in c re a se  its  p e rfo rm an ce . T h e  s tru c tu re  o f  the  m em o ry  ce ll re su lts  fro m  th e  lith o g rap h ic  
m a sk in g  seq u en ce  a n d  th e  th in -la y e r p ro c e ss in g  step s w h ich  c o m p rise  the  fab rica tio n  
p ro cess . T h e  n u m b e r  a n d  seq u en ce  o f  p ro c e ss in g  step s a n d  m a sk in g  o p era tio n s  
d is tin g u ish e s  o n e  IC  p ro cess  fro m  an o th er. T h e  c h o ice  o f  a  p a rtic u la r  M O S F E T  stru c tu re  
an d  its  a s so c ia te d  fa b ric a tio n  p ro c e ss  w ill d e te rm in e  th e  d en s ity  an d  p e rfo rm a n c e  o f  the  
m e m o ry  c e ll a rray  an d  its  p e r ip h e ra l su p p o rt c ircu its  [24], T h e  e v o lu tio n  o f  th e  d y n am ic  
R A M  is la rg e ly  d u e  to  tw o  m a in  fac to rs . F irs tly , th e  lith o g rap h ic  te ch n iq u es  h av e  b een  
re f in e d  co n tin u o u sly . S eco n d ly , c le v e r  m em o ry  d e s ig n s  have  s im p lif ie d  the  ce ll s tru c tu re , 
th e re b y  in c re a s in g  th e  ce ll d en sity . A t th e  b eg in n in g , d ev ice  d en s ity  w as  in c re a se d  by 
re d u c in g  th e  n u m b e r o f  e lem en ts  p e r  ce ll as w e ll as by  a tw o -d im e n s io n a l re d u c tio n  in  
g e o m e try . T h e  h is to ry  o f  th e  m o d e rn  d R A M  re a lly  b eg in s  w ith  th e  a d v e n t o f  the  o n e  
tra n s is to r  m em o ry  ce ll, w h ich  is su rp ris in g ly  s im p le  an d  c o n s is ts  o f  a  s in g le  M O S  
tra n s is to r  in  se ries  w ith  a  s to rag e  c a p a c ito r  [25]. F ig u re  1.5 sh o w s th e  ce ll lay o u t (a), an d  
th e  c ro ss -se c tio n  th ro u g h  A -A  (b) o f  su ch  a  m em o ry  ce ll.
T h e  s to rag e  c a p a c ito r  u ses  th e  c h an n e l re g io n  as o n e  p la te , th e  p o ly s ilic o n  ga te  as the  
o th e r  p la te , a n d  th e  g a te  o x id e  as th e  d ie lec tric . T h e  so u rce  re g io n  o f  the  M O S F E T  in  the 
c e ll is u se d  to  e le c tr ic a lly  c o n n e c t th e  e le c tro d e  o f  a  se lec ted  c a p a c ito r  to  an  in p u t/o u tp u t 
lin e , th e  b it-lin e , fo rm e d  by  n+-ty p e  d iffu s io n . T h e  w o rd  line , c o n n e c te d  to  th e  ga te  o f  the  
M O S F E T  sw itch , is an a lu m in u m  track  to  m in im iz e  R C  d e lay s. T h e  in te rn a l d ra in  reg io n  
o f  th e  M O S F E T  serv es  as a  c o n d u c tiv e  lin k  b e tw een  th e  in v e rs io n  lay e rs  u n d e r  the  s to rag e  
g a te  a n d  th e  tra n s fe r  g a te [26]. T h e  f irs t d R A M  d ev ice s  w ith  th is  c e ll, e a r ly  4 k  d R A M S  
(w ith  1 3 .4 m m 2 ch ip  size , 8 6 4 |im 2 ce ll s ize , 26%  a rra y  to  ch ip  ra tio )  sh o w n  up  in  1973 by  
P h ilip s  w e re  p ro m is in g  b e c a u se  o f  th e ir  sm all s ize  an d  lo w  d iss ip a tio n  [27]. A fte r  th e  o n e  
tra n s is to r  ce ll b ecam e  th e  s ta n d a rd  in  4 k  d R A M s, e ffo rts  a t n o v e lty  c h a n g e d  to  a tta in  to  
p e rfe c tio n  the  o p e ra tio n  o f  the  ce ll. T h is  e f fo r t co n s is te d  o f  d e v e lo p m e n t o f  sen se  
a m p lif ie rs  su ffic ien tly  sen s itiv e  to  d e te c t th e  sm a lle s t d iffe ren tia l v o ltag e  s to red  on  th e  ce ll 
c a p a c ito r  an d  ac c e sse d  th ro u g h  a c a p a c itiv e  b it lin e  s tru c tu re  [28].
D e v e lo p m e n t a lso  to o k  p la c e  in  the  te ch n o lo g y  an d  s tru c tu re  o f  th e  ce ll. T h u s , in  1976 
th e  f irs t 16k  d R A M  w as in tro d u c e d  by  IN T E L  an d  rap id ly  b ecam e  th e  in d u s try  s ta n d a rd  
a t th is  d en s ity  lev e l. T h e  16k d R A M  w as the  firs t in  a  se ries o f  fo u r  g en e ra tio n s  o f  
d R A M s u p  to  th e  1M b d R A M , w h ich  w ere  e ssen tia lly  s im ila r in  b a s ic  ce ll co n s tru c tio n
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F ig u r e  1 .5 : S in g le  t r a n s i s t o r  d R A M  cell: (a) cell la y o u t;  (b ) c ro s s -s e c tio n  th r o u g h  A-A 
[26].
and design [29]. The cell used on the IN T EL 16k dR A M  was in n-channel techno logy  
ra th e r than the p-channel used on the older 4k devices, w ith  5 -p m  design ru les, 2 5 .8 m m 2 
ch ip  size and 4 5 5 f in r  cell size, giving a 34% array-to-chip  area ratio o r array  effic iency  
[30]. W ith each new  R A M  generation, the ch ip  size has doubled  w hile the num ber o f  bits 
p er ch ip  has quadrupled . O ne such step occurred  with the introduction  o f  the d o u b le  
p o ly s ilic o n  la y e r  16k dR A M  cell, w hich becam e know n as the " p l a n a r ” dR A M  cell 
[31,32]. T he techno logy  o f  this cell was derived  from  the double po lysilicon  charge 
co u p led  dev ice techno logy  o f the tim e, w hich was chosen as the starting  poin t fo r the 
p re sen t techno logy  [33].
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F i g u r e  1 .6 : L a y o u t  (a ) a n d  s to r a g e  ce ll (b ) o f  d o u b le  la y e r  p o ly s ilic o n  o n e - t r a n s is to i  
p l a n a r  d R A M  d e v ic e  [36].
T h e  o v e rla p p in g  d o u b le  p o ly  s ilico n  m e m o ry  c e ll is  th e  m o s t p o p u la r  c e ll fo r  16 an d  64  
k b it  d y n a m ic  m em o ry . T h e  lay o u t (a) an d  th e  c ro ss-sec tio n  (b) o f  th is  s to rag e  ce ll a re  
sh o w n  in  f ig u re  1.6, re sp e c tiv e ly . T h e  ce ll, w h ich  req u ire s  fiv e  b as ic  lith o g ra p h ic  m a sk in g  
s tep s , p ro v id e s  a  d iffu se d  n+-b it lin e  an d  a  m e ta l w o rd  line  c o n n e c te d  to  tw o  p o ly s ilico n  
g a te s  th a t sh a re  a  s in g le  c o n ta c t h o le . T h e  f irs t p o ly s ilic o n  la y e r se rv es  as the  c a p a c ito r  
e le m e n t, w h ile  the  se c o n d  o n e  serv es  as th e  tra n s fe r  g a te  c o n ta c t an d  in te rc o n n e c tio n . T h e  
se c o n d  p o ly s ilic o n  e le c tro d e  is se p a ra te d  fro m  th e  firs t o n e  by  a th in  S i 0 2 lay e r, th e rm a lly  
g ro w n  o n  th e  f irs t- le v e l p o ly s ilic o n  a f te r  it  has been  d efin ed . T h e  se c o n d -le v e l p o ly s ilic o n  
is  th en  d e p o s ite d  a n d  d e f in e d  so  th a t i t  c lo se ly  o v e rlap s  the  f irs t p o ly s ilic o n  lev e l. B y  
o v e rla p p in g  th e  f irs t w ith  th e  seco n d  p o ly s ilic o n  lay e r, th e  n+ d ra in  re g io n  is e lim in a te d  
le a d in g  to  a  sm a lle r  s ize . T h e  c e ll is ch a rg e  co u p led . T h e  s ig n a l c o n s is ts  o f  e lec tro n s  
s to re d  in  the  in v e rs io n  lay e r u n d e r  th e  f irs t  le v e l p o ly s ilico n . T h e re fo re , c h a rg e  fro m  th e  
b it lin e  can  be  tra n sm itte d  d ire c tly  to  the  a rea  u n d e r the  s to rag e  g a te  by  the co n n e c tio n  
o f  in v e rs io n  lay e rs  u n d e r  th e  tra n sfe r  an d  s to rag e  ga tes . F in a lly , th e  sh a re d  c o n ta c t re su lts  
to  a  1/2 c o n ta c t p e r  ce ll, a  s tru c tu re  c o m m o n ly  u sed  to  re d u c e  a rra y  s ize  [3 4 ,3 5 ,3 6 ]. 
F ro m  th is p o in t o n , a fu r th e r  re d u c tio n  o f  th e  ce ll a rea  o n ly  m ak es  se n se  i f  the  d ev ices  
in  th e  p e r ip h e ra l c ircu itry  can  b e  s im u lta n e o u s ly  red u ced . T h is  w as a c h ie v e d  p rim a rily  by  
sc a lin g  d o w n  th e  e x is tin g  s tru c tu re s . Scaling is a  c o n cep t th a t is  c o n c e rn e d  w ith  
c o o rd in a te d  ch an g es  in  g eo m e trica l d im e n s io n s , o p e ra tin g  v o lta g e  a n d  d o p in g  
c o n c e n tra tio n s . A  m e a su re  fo r  th e  sca lin g  is the  scaling factor k . S c a lin g  b ecam e  p o ss ib le  
by  th e  re d u c tio n  o f  the  b a s ic  p h o to lith o g ra p h ic  g ro u n d ru le . F o r  th e  n e a r  fu tu re , the  
d e te rm in in g  fa c to r  fo r  th e  sc a lin g  ra te  w ill be  th e  p ro g re ss  in  m ic ro lith o g rap h y .
1 .4 .2  D y n a m ic  M e m o ry  C e ll O p e r a t io n
T h e  m em o ry  ce ll w ith  o n ly  o n e  se lec t tra n s is to r  an d  a  s to rag e  c a p a c ito r , as sh o w n  in  
f ig u re  1.7 , w ith  th e  lo w e s t c o m p o n e n t c o u n t a n d  h en ce  sm a lle s t ch ip  size  o f  a ll d y n am ic  
c e lls  h as  b eco m e  th e  in d u s try  s ta n d a rd  d y n a m ic  R A M  cell. I t has o n e  R e a d /W rite  co n tro l 
lin e , th e  W o r d  L in e , b y  w h ich  the  g a te  o f  th e  tra n s is to r  is e n a b le d  , a n d  o n e  In p u t/O u tp u t 
lin e , th e  B it  L in e , a lo n g  w h ich  d a ta  a re  tran sfe rred . D a ta  a re  s to re d  in  th e  ce ll by  the 
a b sen ce , s to re d  "1", o r  th e  p re se n c e , s to red  "0", o f  e lec tro n s  at th e  S i/S iO z in te rfa c e  o f  the
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c a p a c ito r . A c c o rd in g  to  th is , the  ce ll can  be o p e ra te d  in  tw o  sta tes: T h e  ce ll is  in  
in v e r s io n ,  w h e n  ch a rg e s  o f  o p p o s ite  sign  to th a t o f  the  su b s tra te  a re  a c c u m u la te d  in  the  
s to ra g e  reg ion ! T h e  c e ll in  in v e rs io n  is in  a  s tab le  s ta te . T h e  ce ll is in  d e e p  d e p le t io n , 
w h e n  n o  ch a rg e  is a c c u m u la ted  in  its s to rag e  reg io n . T h e  ce ll in  deep  d e p le tio n  is  in  a 
m e ta s ta b le  s ta te  a n d  can  d e c a y  in to  th e  in v e rs io n  s ta te  w ith in  a c h a ra c te ris tic  tim e . W h e n  
th e  w o rd  lin e  is  se lec ted , th e  tra n s is to r  tu rns o n  a n d  the  c h a rg e  sto red  on  th e  c a p a c ito r  is 
fe d  o u t o n to  a  b it lin e  a n d  to  a sen se  am p lif ie r . T h e  la tte r  co m p ares  i t  w ith  a re fe re n c e  
c e ll  a n d  d e te rm in e s  i f  th e  d R A M  ce ll s to re d  a  lo g ic  "1" o r  a  "0". S in ce  th e  c a p a c ita n c e  
o f  th e  b it lin e  is  n o rm a lly  ab o u t 10 tim es th a t o f  the  ce ll c a p ac ito r , the  s ig n a l v o lta g e  is 
re d u c e d  b y  a  fa c to r  o f  10, a n d  the c h a rg e  s to re d  on  the  ce ll c a p a c ito r  is  lo s t  a n d  m u s t be 
r e s to re d  b y  th e  se n se  c irc u itry  d u rin g  the  sa m e  access  cy c le . G iv in g  fu ll p a r tic u la rs , to  
write, th e  n o rm a lly  o f f  a cc e ss  tra n s is to r  is m o m e n ta rily  tu rn e d  on  by  a  v o lta g e  p u lse  on  
its  g a te  fro m  th e  c o rre sp o n d in g  w o rd  line . A lm o st s im u ltan eo u sly , the d a ta  v o lta g e  p u lse  
re a c h e s  a n d  c h a rg e s  o n ly  th e  a p p ro p ria te  s to rag e  c a p a c ito r  th ro u g h  the c o rre sp o n d in g  b it 
lin e  an d  th e  o n  a ccess  tran s is to r . A fte r  these  p u lse s , the  access  tran s is to r re v e r ts  to  its  o f f  
s ta te . T o  read, th e  access  tra n s is to r  is aga in  tu rn e d  on  as above. T h is  n o w  c o n n e c ts  the  
p a r t ic u la r  ce ll b y  w ay  o f  th e  b it lin e  to a sen se  am p lifie r, w h ich  sends th e  s ig n a l to  the  
in p u t/o u tp u t c ircu itry . T h e  la tte r  am p lif ie r  re fre sh es  the ce ll by  re s to rin g  th e  b it line  to the  
o r ig in a l v o lta g e  (ch a rg e ) w ritten  in to  the ce ll [3 2 ,37 ,38 ].
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F i g u r e  1 .7 :  C ir c u i t  d ia g r a m  s c h e m a t ic  o f  a  o n e -t r a n s is t o r  d R A M  c e ll.
T h e  tw o  m a jo r  p ro b lem s, th a t th e  o n e -tra n s is to r  ce ll d R A M s faced , a re  c o m p o se d  o f  th a t 
o f  a ssu rin g  su ffic ie n t ch a rg e  s to rag e  in  th e  ce ll an d  o f  fin d in g  sen s itiv e  en o u g h  sen se  
a m p lif ie rs  th a t a re  a lso  sm all e n o u g h  to  fit in to  the  a re a  b e tw een  th e  b it lin es . In fo rm a tio n  
is re a d  fro m  the  ce ll b y  o p e n in g  an  e le c tro n ic  g a te  a n d  d e te c tin g  a d iffe ren tia l v o ltag e  
s ig n a l th a t is  in v e rse ly  p ro p o rtio n a l to  b it lin e  c a p ac itan ce . A  sm all b it lin e  c a p ac itan ce  
w o u ld , th e re fo re , p ro d u c e  a  la rg e  d iffe re n tia l v o ltag e  s ig n a l, w h ich  is v e ry  d e s ira b le  
b e c a u se  it  can  be  d e te c te d  w ith o u t sen s itiv e  s lo w  sen sin g  c ircu itry . B it lin e  c a p a c itan c e  
c an  b e  p a r tic u la r ly  tro u b le so m e  w h en  th e  s id ew a ll c a p ac itan ces  o f  th e  b it lin e s  b eco m e  
c o m p a ra b le  to  th e  ju n c tio n  c a p a c itan c e s  in  th e  p la n e  p o s itio n e d  p a ra lle l to  th e  ch ip  
su rface . T h e  p ro b le m  can  b e  a lle v ia te d  b y  m a n u fa c tu r in g  the ch ip  u s in g  a S i0 2 iso la tio n  
m e th o d . T h e  s to rag e  c a p a c itan c e  to  the  b it lin e  c a p ac itan ce  ra tio  is o n e  o f  th e  m o st 
im p o rta n t c h a ra c te ris tic s  o f  th e  d y n am ic  m em o ry , s in ce  su ffic ien t c h a rg e  m u s t be s to red  
o n  th e  c a p a c ito r  to  p ro v id e  a re a d a b le  s ig n a l o n  the  b it lin es  to  th e  sen se  am p lifie r. T h e  
p a ra s itic  b it lin e  ca p a c itan c e , C b, is  ty p ica lly  la rg e r  than  the s to rag e  c e ll c a p a c itan c e , C s, 
fo r  its  to ta l v a lu e  is s tro n g ly  in f lu e n c e d  b y  the  n u m b e r o f  s to rag e  ce lls  o n  a  s in g le  b it line. 
W h e n  th e  ce ll is se le c te d  a n d  the  s ig n a l s to re d  in  the  c a p a c ito r  is re a d  o u t o n to  th e  b it 
lin e , i t  is  re d u c e d  by  th e  CJCh ra tio . T h is  re d u c tio n  is the  re a so n  the  s ig n a l on  th e  b it line  
has to  b e  a m p lif ie d  by  a sen s itiv e  a m p lif ie r , w h ich  is  a lso  ab le  to  re fre sh  the  in fo rm a tio n  
o f  th e  se le c te d  ce ll. I f  C b is v e ry  la rg e  re la tiv e  to  C s, th en  the  s ig n a l a v a ila b le  to  th e  sen se  
c irc u itry  m ay  be to o  sm a ll to  b e  read . T h e re fo re , th e  sen se  a m p lif ie r  m u st b e  sen s itiv e  
e n o u g h  to  re a d  th is signal. O n  th e  o th e r  h an d , the  b it lin e  a rc h ite c tu re  co n sis ts  o f  the  
c o n fig u ra tio n  an d  n u m b e r o f  ce lls  on  th e  b it lin e , the  len g th  a n d  re s is tiv ity  o f  th e  b it line  
a n d  th e  p itch  o r  sp a c in g  o f  th e  b it lines. T h is  m ean s , th a t th e  b it lin e  p itch  o n  a d R A M  
m u s t be  la rg e  e n o u g h  to  a llo w  su ffic ie n t sen se  am p lifie rs  to  be p la c e d  in  th e  sam e  sp ac in g  
as th e  b it lin es  [3 9 ,4 0 ,4 1 ,4 2 ].
In  o rd e r  to  re a d  an d  re s to re  th e  d a ta  s to re d  in  the  ce ll, th e  b it lin es  a re  n o rm a lly  d iv id e d  
o n  e ith e r  s id e  o f  c e n tra lly  p la c e d  b a la n c e d  f lip - f lo p  s e n se  a m p l i f ie r s  [43]. A  basic  one- 
tra n s is to r  c e ll s tru c tu re  w ith  a  re fe re n ce  ce ll an d  a d y n am ic  sen se  a m p lif ie r  is  d e lin e a te d  
in  f ig u re  1.8 (w h e re  <|>L is the lo ad  c lo ck , <{)s th e  sen se  c lo ck , V DD th e  su p p ly  v o lta g e  a n d  
V ss th e  sen se d  v o ltag e ). A  d u m m y  ce ll is u su a lly  a sso c ia ted  w ith  th e  sen se  a m p lif ie r  to  
se rv e  a s  a  sen s itiv e  re fe re n ce  lev e l fo r  it. A  p re c h a rg in g  v o ltag e  g e n e ra to r  p re c h a rg es  the 
s to rag e  c a p a c ito r  o f  th e  d u m m y  ce ll to  a  v o lta g e  th a t w ill g iv e  the  p re sc r ib e d  va lu e .
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F ig u r e  1 .8 : A  d R A M  d if f e r e n t ia l  s e n s e  a m p l i f ie r  [45],
T h e  su p p ly  v o lta g e  is se t so  th a t th e  p re c h a rg e  v o ltag e  g e n e ra to r  p ro v id e s  an  o p tim iz e d  
re fe re n c e  v o lta g e  fo r  th e  d iffe re n tia l sen se  am p lif ie r , w h ich  can  tra c k  b o th  su p p ly  v o ltag e  
an d  th re sh o ld  o n e . T h e  d u m m y  ce lls  c o n n e c te d  on  b o th  s id es  o f  th e  se n se  a m p lif ie r  are 
id e n tic a l to the  d a ta  s to rag e  ce lls  an d  h av e  tw o  m ain  p u rp o ses : to  m in im iz e  th e  im b a la n c e  
c a u s e d  by  a m u ltip le  c o n n e c tio n  o f  ce lls  to  ea c h  side  o f  th e  f lip -f lo p , to g e th e r  w ith  n o ises 
g e n e ra te d  fro m  c a p a c ita n c e  c o u p lin g , w h en  a ce ll is se lec ted , an d  to  p ro v id e  a  re fe re n ce  
v o lta g e  fo r  m a x im u m  d isc r im in a tio n  b e tw een  the "1" an d  "0" s ig n a ls . T o  e n h a n c e  the 
se n s itiv ity  o f  th e  sen se  am p lif ie r , the  a m o u n t o f  im b a lan ce  c o n tr ib u te d  by  each  so u rce  
m u s t be m in im iz e d  [44]. W h e n  a d a ta  s to rag e  ce ll is se lec ted , th e  d u m m y  ce ll, w h ic h  is 
a t the  o p p o s ite  sid e  o f  the  sen se  c ircu itry  fro m  the se lec ted  ce ll, is a lso  e n a b le d  by  the 
s a m e  m o st s ig n if ic a n t b it o f  th e  ro w  ad d ress . T h e  a rra n g e m en t sh o w n  in  th e  f ig u re  has the 
b it a n d  b i t lin es  sh o rte d  to g e th e r  f lo a tin g  at so m e  p o ten tia l le ss  th an  o n e  th re sh o ld  v o ltag e  
a b o v e  the  su p p ly  v o lta g e , w h ile  th e  m em o ry  is q u ie scen t, i.e . b e fo re  a tte m p tin g  to  read  
th e  ce ll. D u rin g  th is  tim e  a re fe re n c e  v o ltag e  le v e l, that is h a lf-w a y  b e tw e e n  th e se  v a lu es  
re p re se n tin g  o n e  a n d  ze ro  lev e ls , is w ritten  in to  the  d u m m y  c e ll s tru c tu re s  o n  e ith e r  s id e  
o f  th e  flip -flo p . W h e n  th e  m e m o ry  is a c tiv a te d  by  the se le c t c lo c k , th e  tw o  s id e s  o f  the  
f lip -f lo p  are  f irs t  u n sh o rte d . A s o n e  w o rd  lin e  is en ab led , d a ta  fro m  a  s to rag e  c e ll are  
d u m p e d  o n to  o n e  o r  th e  o th e r  s id e  o f  the  sen se  am p lifie r. A t th e  sam e  tim e  the re fe re n ce  
le v e l is d u m p e d  fro m  th e  d u m m y  ce ll on  the  s id e  o f  the  f lip -f lo p  o p p o s ite  to  th a t o f  the
se le c te d  ce ll. A s a  c o n se q u e n c e , a  v o lta g e /c h a rg e  d iffe ren tia l is  se t up  acro ss  th e  tw o  
n o d es  o f  th e  f lip -flo p . T h e  lo a d  c lo ck , c{)L, w h ich  is d e lay ed  fro m  th e  le a d in g  ed g e  o f  
c lo c k , <|)s , by  a  len g th  o f  tim e  o p tim iz e d  fo r  b e s t sp eed  an d  re lia b ility  a n d  is g e n e ra te d  by  
an  in te rn a l c ircu it, n o w  tu rn s  o n  the tw o  lo ad  tran s is to rs . T h a t cau ses  b o th  n o d es to  rise  
to g e th e r  u n til th e  h ig h e r side  sta rts  to  tu rn  o n  th e  o p p o s ite  tran sis to r. R e g e n e ra tiv e  ac tio n  
th en  re su lts  in  am p lif ica tio n  o f  th e  s ig n a l to  fu ll size  lo g ic  lev e ls  an d  th e  re s to ra tio n  o f  
th e  ze ro  o r  o n e  lev e l b a c k  in to  the  s to rag e  ce ll. D u rin g  the  re se ttin g  p e r io d  b o th  b it a n d  
b i t  lin e s  a re  p re c h a rg e d  to  th e  a p p lie d  p o w e r  su p p ly  v o ltag e  lev e l by  the  c lo ck . T h e  
c o m m o n  so u rce  n o d e  is a lso  p re c h a rg e d  to  th e  a p p lied  p o w e r su p p ly  v o ltag e  m in u s a  
tra n s is to r  th resh o ld . D e sp ite  th e  p ra c tic a l su ccess , d u e  to  the  v e ry  fa s t s igna l d e tec tio n , 
a c h ie v e d  b y  m em o ries  u s in g  th is a rran g em en t, such  a  sen se  a m p lif ie r  c a n n o t d e te c t a 
s ig n a l sm a lle r  th an  th e  d iffe re n c e  b e tw een  the  th re sh o ld s  o f  the  tw o  ac tiv e  tran s is to rs  in  
th e  f lip -f lo p  [2 8 ,4 5 ,4 6 ],
T h e  sen se  a m p lif ie r  c irc u it w h o se  o p e ra tio n  h as  ju s t  been  d e sc r ib e d  w as th e  s im p le s t 
c ro ss -c o u p le d  la tch  type . S m a lle r  an d  m o re  sen s itiv e  sen se  am p lif ie rs  w ere  in v e s tig a te d  
in c lu d in g  d y n a m ic  lo ad  an d  c a p a c itiv e  c o u p le d  sen se  am p lifie rs  [47]. F o r  the  tig h te r 
g e o m e try  te c h n o lo g y , the  sen se  c irc u itry  n eed s to  be m o re  sen s itiv e  to  d e te c t the sm a lle r  
s ig n a l fro m  th e  la rg e r b it lin e  ca p a c itan c e , to  be  lo w er p o w e r to  c o m p e n sa te  fo r  the  
in c re a se d  n u m b e r o f  the  sen se  am p lifie rs  an d  to  be sm alle r to  f it  in  th e  re d u c e d  b it lin e  
p itch . A  ty p ica l n o -lo ad  c ro ss -c o u p le d  la tc h e d  sen se  a m p lif ie r  w ith  tw o  b a la n c in g  
p re c h a rg e  tran s is to rs  c o n n e c te d  in  p a ra lle l w ith  tw o  sen sin g  tra n s is to rs , an d  a  d y n am ic  
se n se  a m p lif ie r  w ith  d u m m y  ce ll s tru c tu re  d is tin g u ish e d  by  a  sep a ra tio n  o f  th e  lo ad  
tra n s is to r  in  th e  flip -f lo p  in to  tw o  tran s is to rs  to  d ec rea se  the  c a p a c itiv e  lo ad  o f  th ese  
tran s is to rs  w h en  c lo c k e d  h av e  b e e n  d e v e lo p e d  as an  e ffo rt to  im p ro v e  a n d  to  p e rfe c t the  
sen se  c irc u itry  o f  a  d R A M  ce ll [48 ,49 ].
1 .4 .3  I n te r n a l  A r c h i te c tu r e .  T im in g  a n d  R e f re s h in g  o n  th e  d R A M  C e ll
In  th is  sec tio n  w e  are g o in g  to  lo o k  a t h o w  d y n am ic  m em o ry  o p e ra te s  an d  the  p ro b lem s 
in h e re n t in  th e  d es ig n  o f  su ch  a  m e m o ry  sy stem . F ig u re  1.9 p ic tu re s  the  b asic  in te rn a l 
a rc h ite c tu re  c o n fig u ra tio n  o f  a  d y n a m ic  R A M . T h e  m a in  p a r t  o f  th e  ch ip  is an  a rray  o f
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ce lls  s to rin g  in fo rm a tio n  in  te rm s o f  " ls "  an d  "Os". E a c h  ce ll in c lu d e s  o n e  o r  m o re  
tra n s is to rs  an d  a sm all c a p a c ito r  an d  is a d d re sse d  by m e a n s  o f  a  r o w  a d d r e s s  an d  a 
c o lu m n  a d d r e s s .  T h e se  tw o  ad d resses  m a y  be  th o u g h t as b e in g  th e  co o rd in a te s  o f  a  cell.
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F ig u r e  1 .9: I n t e r n a l  o r g a n iz a t io n  a d y n a m ic  R A M  [50].
T o  sa v e  p a c k a g in g  costs  an d  b o a rd  sp ace  fo r  la rg e  m em o rie s , d R A M s are  u su a lly  
p a c k a g e d  in  a  16 p in  D IP  (D u a l-in -L in e  P ack ag e ), w hich  re q u ire s  the ad d ress  lin es  to  be 
m u l t ip le x e d  b e tw een  th e  h ig h  an d  lo w  o rd e r ad d ress  b its , so  th a t a 16-b it ad d ress  is fed  
in  as tw o  se p a ra te  8-b it v a lu es . T h e  ad d ress  bus re q u ire m e n t is thu s re d u c e d  to  8 p in s , an d  
th e  a b o v e  tw o  ad d ress  c o m p o n e n ts  are  m u ltip le x e d  on  the  sam e  in p u t lin e s  (A O -A N ), bu t 
tw o  s tro b es  a re  n e e d e d  to la tch  the  ad d ress . T h e  R A S * ( R o w  A d d re s s  S t r o b e  ) la tch es  
th e  8-b it ro w  ad d re ss  an d  th e  C A S * ( C o lu m n  A d d re s s  S t r o b e  ) la tch es  the  8-b it c o lu m n  
a d d re ss . N am e ly , firs t w e p lace  o v e r the  in p u t lin es  the ro w  ad d ress . T h e n  w e a c tiv a te  the 
R A S *  stro b e . T h e  d R A M  re sp o n d s  b y  s to rin g  th e  p re se n te d  ad d ress  in  th e  ro w  la tch . N e x t
w e  re m o v e  the  ro w  ad d ress  an d  lo ad  the  A O -A N  lin es  w ith  th e  c o lu m n  ad d ress . T h is  tim e  
w e  a sse r t the  C A S *  stro b e . T h e  d R A M  sto res  th e  p re se n te d  ad d re ss  in  th e  c o lu m n  la tch . 
S u b se q u e n tly , it  d eco d es  th e  tw o  s to re d  ad d re sse s  to  lo ca te  th e  a d d re sse d  ce ll. E n te rin g  
in to  d e ta ils , w h en  th e  R A S *  c lo c k  goes lo w , a  c h a in  o f  c ircu it a c tiv itie s  o ccu rs , s ta rtin g  
w ith  th e  se lec tio n  o f  th e  w o rd  lin e  an d  e n d in g  w ith  the sen s in g  o f  th e  b it lin es  an d  
la tc h in g  o f  th e  s to red  d a ta  a t th e  sen se  am p lifie rs . L ik ew ise , w h en  th e  C A S *  c lo c k  goes 
lo w , a n o th e r  c h a in  o f  c irc u it ac tiv itie s  o ccu rs  to  tra n sfe r  the  c o n ten ts  o f  th e  se lec ted  sen se  
am p lif ie rs  to  the  re sp e c tiv e  o u tp u t b u ffe rs  in  re a d  m o d e , o r  to  a lte r  th e ir  co n ten ts  and  
h e n c e  th e  c o n te n ts  o f  th e  a c c e sse d  ce lls  in  w rite  m o d e  v ia  th e  re sp e c tiv e  in p u t b u ffe rs . 
T h e  W r i te  E n a b le  (W E * ) lin e  in d ica te s  w h e th e r an  access is fo r  re a d in g  o r  w ritin g . D IN  
(D a ta -in )  an d  D O  (D a ta -o u t) a re  th e  d a ta  in p u t a n d  o u tp u t lines, re sp e c tiv e ly . T h e  ad d ress  
m u ltip le x in g  a n d  th e  co n tro l o f  R A S *  an d  C A S *  strobes a re  p e rfo rm e d  o ff-c h ip  w ith  log ic  
su p p lie d  by  th e  user. H o w e v e r , c le a rly  so m e  d e g re e  o f  so p h is tica tio n  is re q u ire d  in  th e  
t im in g  a n d  se q u en c in g  o f  th e  v a rio u s  c lo ck s  a sso c ia te d  w ith  the  o p e ra tio n  o f  the  d R A M  
m e m o ry  ce ll. S in ce  severa l c lo ck s  a re  re q u ire d  in  the in te rn a l o p e ra tio n  o f  a d y n a m ic  
R A M , i t  is  a d v an tag eo u s  to  be  ab le  to  g e n e ra te  seco n d ary  c lo c k  p u lse s  o n -c h ip  fro m  the 
b as ic  in p u t c lo ck  p u lse s . F in a lly , e a rly  d R A M s re q u ire d  th ree  p o w e r su p p lie s  o f  + 1 2 , +5 
an d  -5 V . T h e  + 1 2 V  w as n ec e ssa ry  to  ach iev e  c lo c k  p u lses o f  a d e q u a te  a m p litu d e  w ith in  
th e  c h ip  a n d  th e  -5V  p ro v id e d  th e  su b stra te  b ia s . F o rtu n a te ly  fo r  th e  sy stem  d es ig n e rs , 
c u rre n t 16k an d  la rg e r ch ip s  o p e ra te  fro m  th e  system  + 5V  su p p ly  a lo n e . D y n a m ic  
m e m o rie s  s till n e e d  a n eg a tiv e  su p p ly , b u t th ey  n o w  d e riv e  it  o n -c h ip  fro m  an  in te rn a l 
g e n e ra to r . T h e  ab o v e  tim in g  seq u en ce  b ecam e  the  s tan d a rd  b as ic  a d d re ss in g  seq u en ce  fo r  
th e  16k a n d  all su b se q u e n t g en e ra tio n s  o f  s ta n d a rd  d y n am ic  R A M s an d  re m a in s  e sse n tia lly  
u n c h a n g e d  th ro u g h  to d ay  [50].
L e t  u s  n o w  e x a m in e  th e  tim in g  d ia g ra m s o f  th e  d R A M  a n d  th e  tim in g  re la tio n sh ip s  
am o n g  th e  e x te rn a l in te rfa c e  s ig n a ls . N o t o n ly  th e se  d iag ram s lo o k  h o p e le ss ly  c o m p le x  
b u t th ir ty -f iv e  o r  m o re  p a ram e te rs  a re  a sso c ia ted . T h u s , the  b e s t w ay  o f  a p p ro a c h in g  the  
d R A M  tim in g  d iag ram  is to  s trip  it  o f  all b u t its  basic  fea tu re s . F ig u re  1.10 d ep ic ts  th a t 
a s so c ia te d  w ith  a  r e a d  cy c le . P r io r  to  a sse rtin g  R A S *  w e  m u s t p re se n t a s tab le  ro w  
ad d re ss  sa tis fy in g  th e  se tu p  tim e  re q u ire m e n ts  o f  th e  dev ice . A s the  ro w  ad d ress  has a  
ze ro  se tu p  tim e , the  ad d ress  d o es n o t h av e  to  be  v a lid  p r io r  to  th e  fa llin g  e d g e  o f  R A S * .
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F ig u r e  1 .10 : T h e  b a s ic  t im in g  d ia g r a m  o f  a r e a d  cycle  in  a  d R A M  [50].
In  th e  w o rs t c ase , the  ad d ress  m u s t be  v a lid  co in c id en t w ith  th e  fa llin g  ed g e  o f  R A S * . T h e  
ro w  a d d re ss  m u s t b e  m a in ta in e d  o v e r  the  in p u t lin es  even  a fte r  R A S * goes ac tiv e  in  o rd e r  
to  sa tis fy  ad d ress  h o ld  tim e  re q u ire m e n ts , w h ich  re s tric t the  tim e  b e fo re  w h ich  the c o lu m n  
a d d re ss  m ay  be m u ltip le x e d  o n to  the c h ip ’s ad d ress  p ins. R A S *  stro b e  i ts e lf  is g o v e rn e d  
by  tim in g  re s tr ic tio n s . I t  m u st re m a in  at a low  fo r a sp ec if ic  tim e  in te rv a l, a t m in im u m , 
d u r in g  e ach  re a d  access . T h is  sp e c if ie d  tim e in terval has a m ax im u m  v a lu e  w h ich  is 
r e la te d  to th e  n eed  to  re fre sh  the  d e v ic e  and  c rea tes  no  p ro b lem s, as it  is m an y  tim es 
lo n g e r  than  a  p ro c e s s o r ’s re a d  cyc le . A fte r R A S *  has been  n eg a ted , it  has to  stay  a t a  h ig h  
fo r  a  c e r ta in  m in im u m  tim e in te rv a l on  ac c o u n t o f  in te rn a l p rech arg e  o p e ra tio n s . T h e  
p re c h a rg e  tim e  is a  ch a rac te ris tic  o f  d y n am ic  m em o ries  an d  re la te s  to an o p e ra tio n  in te rn a l 
to  th e  ch ip . T h is  is th e  tim e  re q u ire d  to  ch a rg e  the bit se n se  lin e  in p re p a ra tio n  fo r  the 
n e x t m e m o ry  cyc le . T h e  sum  o f  th e  m in im u m  values a sso c ia te d  w ith  the  a b o v e  tw o  
in te rv a ls  d e fin e s  th e  re a d  c y c le  tim e  (tcy) o f  a d R A M .
T h e  f in a l c o n s tra in t o n  th e  tim in g  o f  R A S * is its ho ld  tim e  w ith  re sp e c t to  C A S * . R A S *  
m u s t re m a in  lo w  fo r  a  ce rta in  p e rio d  a fte r C A S *  has been  asserted . S im ila r  se tu p /h o ld  
tim e  a n d  p u lse  w id th  re s tr ic tio n s  app ly  to c o lu m n  ad d resses  an d  the C A S * . O n ce  the  ro w  
a d d re ss  h o ld  tim e has been  sa tis fied  and  th e  co lu m n  ad d ress  m u ltip le x e d  o n to  the 
m e m o ry ’s ad d ress  p in s , C A S * m ay  go  low . T h e  co lu m n  ad d ress  se tu p  tim e  is su ch , so
2 5
th a t C A S *  has g o n e  lo w  b e fo re  the  co lu m n  ad d ress  h as  s tab ilized . A fte r  C A S *  h as  g o n e  
lo w , th e  c o lu m n  ad d ress  m u s t be s tab le  fo r a  c e rta in  p e rio d , th e  co lu m n  ad d ress  h o ld  tim e, 
b e fo re  it  m ay  c h an g e . O n c e  th is  has been  sa tis fied , the  ad d ress  bus p lay s no  fu r th e r  ro le  
in  th e  c u rre n t access . H a v in g  la tch ed  an  ad d ress  in  the  ch ip , th e  d a ta  ap p ea rs  a t th e  d a ta - 
o u t  p in  an d  is v a lid  n o  la te r  than  th e  access tim e  fro m  th e  ro w  address s trobe . T h is  tim e  
is th e  q u o te d  a ccess  tim e  (tAC) o f  th e  ch ip  a n d  is d e fin ed  re la tiv e  to  th e  le a d in g  e d g e  o f  
R A S * . H o w e v e r, in  th e  w o r ld  o f  th e  d R A M , a ll is  n o t so  s im p le . T h e  ro w  access  tim e  is 
a c h ie v e d  o n ly  i f  o th e r  c o n d itio n s  a re  m et. T h e  co lu m n  ad d re ss  stro b e  has tw o  fu n c tio n s: 
i t  la tch es  th e  c o lu m n  a d d re ss , w h ich  in te rro g a te s  the  ap p ro p ria te  c o lu m n  o f  th e  m e m o ry  
a rra y , an d  it  tu rn s  o n  th e  d a ta -o u tp u t b u ffe rs . F o r  these  re a so n s , d a ta  is n o t a v a ila b le  fo r  
a t le a s t th e  a ccess  tim e  fro m  C A S *  low , a f te r  the  fa llin g  e d g e  o f  C A S * . In  ad d itio n , 
n o tic e  h o w  th e  p re c h a rg e  tim e  in te rv a l len g th en s  the  cy c le  tim e  b ey o n d  the  p o in t th a t 
v a lid  d a ta  b e c o m e  a v a ilab le . F in a lly ,th e  d ia g ra m  d em o n stra te s  th a t W E *  m u s t b e  h ig h , fo r  
a  re a d  cy c le , th e  e n tire  tim e  th a t C A S *  is low  [50 ,51].
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F ig u r e  1 .1 1 :  T h e  b a s ic  t im in g  d ia g r a m  o f  a w r ite  c y c le  in  a d R A M  [5 0 ] .
S ig n a l seq u e n c in g  is s im ila r  fo r  w r i te  cy c les  (fig u re  1.11). W e  ca n  im m e d ia te ly  see  th a t 
a ll th e  tim in g  re q u ire m e n ts  o f  R A S * , C A S *  an d  ad d ress  in p u ts  a re  id en tica l in b o th  read  
a n d  w rite  cy c les . H o w e v e r, m o re  s tr in g e n t re q u ire m e n ts  a re  p la c e d  o n  th e  W E *  an d  d a ta  
in p u t. T h e  W E *  sig n a l is  la tc h e d  by  th e  fa llin g  ed g e  o f  the  C A S *  c lo c k  a n d  has a se tu p  
tim e  im p ly in g  th a t W E *  can  b e  a sse rte d  in  a ce rta in  p e r io d  a fte r  the  fa llin g  ed g e  o f  C A S * . 
O n c e  a sse rte d , i t  h a s  a  m in im u m  d o w n  tim e , th e  w rite  p u lse  w id th , a n d  m u s t n o t be 
n e g a te d  u n til th e  w ro te  p u lse  h o ld  tim e  is sa tis f ie d  a fte r  th e  fa llin g  e d g e  o f  C A S * . In  
a d d itio n , W E *  m u s t b e  a s se rte d  an d  n o t be n e g a te d  in  sp ec ific  tim e  in te rv a ls  w ith  re sp e c t 
to  th e  r is in g  an d  fa llin g  ed g es  o f  R A S * . D a ta  are  w ritten  in to  the m em o ry  o n  the  fa llin g  
ed g e  o f  th e  C A S *  c lo ck . T h e  re q u ire m e n ts  fo r  d a ta - in p u t tim in g  are  e n tire ly  
s tra ig h tfo rw a rd  a n d  in v o lv e  o n ly  th ree  p a ram e te rs : th e  d a ta  se tu p  tim e  an d  h o ld  tim e 
re la tiv e  to  th e  fa llin g  e d g e  o f  C A S *  an d  the  d a ta  h o ld  tim e c rite r io n  w ith  re sp e c t to  the 
fa ll in g  e d g e  o f  R A S * . In  g en era l, th e  d a ta  tim in g  req u irem en ts  a re  n o t c r itic a l d u rin g  a 
w rite  c y c le . H o w e v e r, as th e  d a ta  fro m  th e  m ic ro p ro c e sso r is la tc h e d  in to  the  m em o ry  by  
th e  fa llin g  e d g e  o f  th e  C A S *  c lo ck , w h ich  o ften  o ccu rs  early in  a  w rite  cy c le , it is 
n e c e ssa ry  fo r  th e  p ro c e sso r  to  su p p ly  its d a ta  o u tp u t very  early  in  a w rite  cy c le , o th e rw ise  
C A S *  m u s t be  d e la y e d  un til d a ta  fro m  th e  p ro c e sso r  is av a ilab le  [50 ,51 ].
B es id es  th e  n o rm a l re a d  an d  w rite  cy c le s , d y n a m ic  m em o rie s  can  b e  o p e ra te d  in  o th e r  
m o d es : a  page mode an d  a  read-modify-write cycle. P ag e  m o d e  o p e ra tio n s  in v o lv e  
se q u e n tia l re a d s  an d  w rite s  to  d iffe re n t c o lu m n  ad d resses , w h ile  th e  ro w  ad d ress  rem a in s  
f ix e d  a n d  R A S *  low . T h is  co n d itio n  sp eed s up  th e  c y c le  tim e  o f  the  d ev ice  an d  has 
a p p lic a tio n s  in  b it-m a p p e d  g rap h ics  d isp la y s , w h ere  a  b lo ck  o f  R A M  is co n tin u a lly  
sca n n e d  an d  c o n v e rte d  to  v id eo  p ix e l. T h e  re a d -m o d ify -w rite  c y c le  is a  m em o ry  access  
in  w h ich  a  w rite  im m e d ia te ly  fo llo w s a  read , a n d  th e re fo re  av o id s  th e  n e e d  to  la tch  the 
ro w  an d  c o lu m n  ad d resse s  tw ice . D u rin g  such  cy c le s , R A S *  a n d  C A S *  re m a in  ac tiv e  un til 
th e  m o d if ie d  d a ta  are  w ritten  b ack  in to  th e  m em o ry . A ll th e  o p e ra tio n s  o f  th e  d R A M  ch ip , 
th a t h a v e  b een  an a ly zed  so  fa r, can  b es t be  d e sc rib e d  by  th e  f lo w c h a r t sh ow n  in  f ig u re  
1 .12  [52]. T im in g  p a ra m e te rs  v a ry  b e tw een  n o m in a lly  e q u iv a le n t d ev ice s  fro m  d iffe re n t 
m an u fa c tu re rs . A  c o n seq u en ce  is th a t d y n am ic  m em o ry  c o m p o n e n ts  o f  eq u a l s ize  an d  
n o m in a lly  e q u iv a le n t access  tim es a re  no t n ecessa rily  in te rc h a n g e ab le  in  any  p a r tic u la r  
m e m o ry  system .
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F i g u r e  1 ,1 2 :  P r in c ip le s  o f  c h ip  lo g ic  o p e r a t io n  o f  a d R A M  d e v ic e  [5 2 ] .
H a v in g  d ea lt w ith  the re a d  an d  w rite  cy c le s , the n e x t s tep  is  to lo o k  a t the  r e f r e s h  
p ro c e s s  fo r  a  d y n a m ic  R A M . B ecau se  o f  le ak ag es  in the  sm a ll c a p a c ito r  o f  a  d R A M  
a rra y , th e  v o ltag es  acro ss  th e  cap ac ito rs  d ro p  to  the  p o in t th a t th ey  n o  lo n g e r re f le c t th e  
s to re d  in fo rm a tio n . T h u s , in  o rd e r to  av o id  loss o f  d a ta , it is  n ecessa ry  to  re a d  o u t v o lta g e  
o f  e a c h  ce ll, a m p lify  it  an d  ch a rg e  th e  c a p a c ito r  b ack  to  th e  o r ig in a l v o ltag e . T h is  p ro c e ss  
m u s t  b e  re p e a te d  p e rio d ic a lly . D R A M s a llo w  re fre sh in g  o f  th e  ce lls  o f  an  e n tire  ro w  in  
a  s in g le  o p e ra tio n . U su a lly  th ey  re q u ire  re fre sh in g  o f  128 ro w s  ev e ry  2 m s a n d  th is  m e a n s  
th a t th e  re fre sh  ad d re ss  is  7 b its w ide.
N o rm a lly  th e se  re fre sh  c y c le s  are  c o n tro lle d  by  a sp e c ia lise d  d R A M  c o n tro lle r , w h ic h  
in te r fa c e s  th e  p ro c e s so r  to  th e  m em o ry . F ig u re  1.13 d ep ic ts  th e  b a s ic  p r in c ip le s . T h e  id e a  
o f  th is  d e s ig n  is  to  g e n e ra te  the seq u en ce  o f  ad d resses  fo r  re fre sh  cy c les  in  th e  co u n te r. 
W h e n  th e  co n tro l lo g ic  rec e iv e s  a  re fresh  re q u e s t, it ga tes the  co n ten ts  o f  th e  re fre sh  
a d d re s s  co u n te r  to  th e  ad d re ss  in p u ts  o f  the  d R A M  th ro u g h  a m u ltip lex e r. W ith  ea c h  tick  
o f  th e  re fre sh  c y c le  tim er, the  c o u n te r  ad v an ces , an d  th e  c o n tro lle r  g en era tes  a  m e m o ry  
re q u e s t  a t th e  n e w  ad d ress . T h e  c o n tro lle r  c o n ta in s  an  a rb ite r, w h o se  fu n c tio n  is to  h a n d le  
s itu a tio n s  in  w h ic h  th e  re fre sh  re q u e s t co n flic ts  w ith  a m em o ry  re q u e s t fro m  th e  p ro cesso r. 
O n e  o r  th e  o th e r  m u s t be  d e lay ed  b ecau se  m em o ry  c a n n o t d o  bo th  s im u lta n e o u s ly  
[5 3 ,5 4 ,5 5 ].
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F i g u r e  1 .1 3 :  P r in c ip le s  o f  d y n a m ic  m e m o r y  r e fr e s h  c o n t r o l  [5 0 ] .
M a n y  d iffe re n t ap p ro ach es  h av e  le d  to  s im p lif ic a tio n s  o f  th e  ab o v e  b as ic  id e a  o f  
re fre sh in g . H e re  are  so m e o f  th e  m o re  u sefu l. S p ec ia l d e d ic a te d  ch ip s  hav e  b e e n  d e s ig n e d  
th a t im p le m e n t m o s t o f  th e  fu n c tio n s  o f  the c o n tro lle r  in  a  s in g le  ch ip . T h e se  ch ip s  re d u c e  
th e  s iz e  a n d  c o s t o f  the c o n tro lle r  a n d  h an d le  a ll the d e ta ils  o f  re fre sh in g  a u to m a tic a lly , 
u s in g  b o th  h a rd w a re  an d  so ftw are . A lso , the  a rb ite r fu n c tio n  can  be e lim in a te d  i f  it is 
p o s s ib le  to  re fre sh  m e m o ry  d u rin g  cy c les  le f t  id le  by  the  m ic ro p ro cesso r. T h e se  id le  
p e rio d s  m u st b e  a t le a s t as fre q u e n t as the  re fre sh  ra te  [56]. F u rth e rm o re , th e  e n tire  
c o n tro lle r  can  b e  im p le m e n te d  in  so ftw are . T h e  id e a  is to  h a v e  an  in te rru p t su b ro u tin e  th a t 
re fre sh e s  m e m o ry  b y  re a d in g  a  b lo ck  o f  ad d re sse s  [57]. T h e  in te rru p t ro u tin e  is  a w a k e n e d  
ev e ry  2m s by  a  c lo c k  in te rru p t. T h is  so lu tio n  is very  in ex p en s iv e , b u t p la c e s  a  h ig h e r 
b u rd e n  o n  the p ro c e sso r. I f  th e  m ic ro p ro c e sso r  has a  B L O C K  M O V E  in s tru c tio n , the  
so f tw a re  b u rd en  is s ig n if ican tly  d e c re a sed  b e c a u se  o n e  in s tru c tio n  can  re fre sh  m em o ry  
d u r in g  an in te rru p t. In  a d d itio n , th e  m ic ro p ro c e sso r ca n  co n tro l the  re fre sh  th ro u g h  
sp e c ia l-p u rp o se  in te rn a l lo g ic . T h e  Z 8 0  p ro cesso r, fo r  e x a m p le , p ro d u ces  a re fre sh  ad d ress  
an d  a  R E F R E S H  co n tro l s ig n a l d u rin g  a c y c le , w h en  the  bus w o u ld , o th e rw ise , be  
in a c tiv e . F in a lly , the  d R A M  ch ip  its e lf  can  im p le m e n t the  re fre sh  co n tro lle r. I f  all 
c o n tro lle r  fu n c tio n s  are  o n  the  ch ip , then  the R A M  re fre sh es  its  o w n  d ata . S o m e  d R A M  
ch ip s  c o n ta in  an  ad d ress  c o u n te r  fo r  re fresh  an d  re ly  o n  an  ex te rn a l s ig n a l to  in d ic a te  
w h e n  to  re fresh  [58].
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F ig u r e  1 .1 4 :  R A S * - o n l y  r e fr e s h  c y c le  [5 9 ] .
T h e  v a s t m a jo rity  o f  d y n am ic  m em o ries  re ly  o n  h a rd w are  re fre sh in g  tech n iq u es . A m o n g s t 
th e m , th e  o n e  m o s t co m m o n ly  u se d  in  d R A M  co n tro lle rs  is  c a lle d  R A S * -o n ly  r e f r e s h  
a n d  is i llu s tra te d  in  f ig u re  1.14. In  th is sch em e  o n ly  a  row  ad d ress  is o u tp u t to  th e  d R A M  
a n d  n o  d a ta  is r e a d  o r  w ritten  d u rin g  the  cyc le . R A S * b eh av es  as it d o es  in  any  n o rm a l 
m e m o ry  access  a n d  the  ro w  ad d re ss  fo r  the  re fre sh  is la tc h e d  ex ac tly  in  the  sam e w a y  as 
an y  o th e r  access . T h u s , in  o rd e r  to  ex ecu te  a re fre sh , the  ro w  address is ap p lied  to  th e  7 
le a s t  s ig n if ic a n t b its  o f  th e  ad d re ss  bus and  R A S *  b ro u g h t lo w  fo r  one c y c le , w h ile  C A S *  
is h e ld  h igh . S e q u e n c in g  th ro u g h  all ro w  ad d resse s  w ill re fre sh  the  m em o ry . O f  co u rse , 
d u r in g  th is  tim e  th e  p ro c e s so r  w ill be  u n ab le  to  access the  m em o ry  [59].
A n o th e r  m e th o d  o f  re fre sh in g  a  d R A M  is c a lle d  h id d e n  r e f r e s h  an d  its  tim in g  d ia g ra m  
is  sh o w n  in  f ig u re  1.15. A fte r  co m p le tin g  a n o rm al m em o ry  c y c le , the  C A S *  c lo c k  is le f t 
lo w . T h is  w ill m a in ta in  d a ta  on  th e  d a ta -o u t p in . N ow  any  n u m b e r o f  R A S *  c lo c k s  can  
b e  a p p lie d  as th e  ro w  ad d ress  is in c rem en ted . H id d en  re fre sh  is e ssen tia lly  a R A S * -o n ly  
re f re sh , b u t w ith  th e  C A S *  s tro b e  h e ld  low . T h is  tech n iq u e  ca n  be  u sed  to  "h ide" re fre sh  
c y c le s  a m o n g  p ro c e s so r  cy c le s , w h ich  req u ire  th a t d a ta  be  h e ld  on th e  b u s, b u t d o  n o t 
re q u ire  a new  m e m o ry  o r I/O  access [59].
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F i g u r e  1 .1 5 :  " H i d d e n  r e f r e s h "  c y c le  [5 9 ] .
T h e re  a re  th ree  m e th o d s  o f  d is tr ib u tin g  the  m e m o ry  re fre sh  c y c le s  o v e r  th e  2m s re fre sh  
p e rio d : 1) Burst Refresh: In  th is  te c h n iq u e  the  p ro c e sso r  is fo rc e d  in to  a  W A IT  s ta te  a n d  
a ll ro w s  a re  re fre sh e d  in  o n e  "b u rst" . N o rm a l p ro c e ss in g  is th en  re su m e d  un til the  n e x t 
re fre sh  p e r io d  is req u ired . D u rin g  th is tim e  th e  m em o ry  c a n n o t be  accessed . 2 ) Distributed 
Refresh: R a th e r  th an  re fre sh in g  the en tire  m e m o ry  a t o n ce , th e  re fre sh  cy c le s  can  be 
d is tr ib u te d  o v e r  th e  en tire  2 m s p e rio d . M o s t d R A M  c o n tro lle rs  u se  th is  te ch n iq u e . 3) 
Transparent Refresh: Id ea lly , w e  w o u ld  lik e  to  "sneak" the  re fre sh  cy c les  in to  th e  
p ro c e s so r  tim in g  a t p o in ts  w h en  access  to  th e  m e m o ry  is n o t req u ire d . In  th is w ay  the  
re f re sh  o p e ra tio n s  w o u ld  be  " tran sp aren t"  an d  n e v e r s lo w  the  p ro c e s so r  d o w n . T h e  u su a l 
te c h n iq u e  is to  id e n tify  th e  o p co d e  fe tch  m a ch in e  cy c le . A fte r th is fe tc h  cy c le , sev e ra l 
c lo c k  p e rio d s  a re  o ften  c o n su m e d  fo r  in s tru c tio n  ex ecu tio n . O n e  re fre sh  c y c le  c o u ld  ea s ily  
be  p e rfo rm e d  d u rin g  th is  tim e . U s in g  th is  re fre sh in g  tech n iq u e  th e  m ic ro p ro c e sso r  m u s t 
n e v e r  c e a se  fe tc h in g  o p co d es  o r  d a ta  w ill be  lost. T h is pu ts  a  re s tr ic tio n  o n  ce rta in  types 
o f  p ro c e s so r  a c tiv itie s , such  as D M A  (D irec t M e m o ry  A ccess) tran sfe rs  [6 0 ,6 1 ,6 2 ].
In  g en e ra l, in te rle a v in g  re fre sh  cy c les , as in  tra n sp a re n t re fresh , h as  th e  a d v a n ta g e  th a t the  
p ro c e s so r  is n o t s lo w e d  d o w n , b u t i t  re q u ire s  fa s te r  m em o ry  b e c a u se  a  re fre sh  a n d  a 
n o rm a l m e m o ry  access  h a v e  to  b e  c o m p le te d  w ith in  the  sam e  p ro c e s so r  cy c le . E q u a lly , 
b u rs t m o d e  re fre sh  d o es  n o t c a ll fo r  fa s te r  m em o ry , b u t the  p ro c e s so r  is  h a lted  d u rin g  the 
re f re sh  p ro cess . In  co n c lu s io n , the  c o m p le x  p a r t  o f  the  d y n a m ic  m e m o ry  sy stem  is the  
t im in g  an d  co n tro l c ircu it, w h ic h  m u s t p e rfo rm  b o th  n o rm al re a d /w rite  m e m o ry  cy c les  an d  
m e m o ry  re fre sh e s . T h e  w ay , in  w h ich  m e m o ry  re fre sh es  are  s lo tte d  in to  th e  o p e ra tio n  o f  
th e  p ro c e sso r, is a  d iff ic u lt d esig n  d ec is io n  a n d  m an y  fac to rs  h av e  to  be tak en  in to  
ac c o u n t, so m e  o f  w h ich  are  e c o n o m ic  an d  so m e  techn ica l.
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C H A P T E R  2
Errors In Semiconductor Memories
2 .1  B a s ic  C o n c e p ts  o f  F a u l t s  in  S e m ic o n d u c to r  M e m o ry  S y s te m s
In  re c e n t  y ea rs  th e  co m p le x ity  o f  d ig ita l sy s tem s has in c re a se d  d ra m a tic a lly . A lth o u g h  
se m ic o n d u c to r  m a n u fac tu re rs  try  to  e n su re  th a t th e ir  p ro d u c ts  are  re lia b le , i t  is  a lm o s t 
im p o ss ib le  n o t to  h av e  fau lts  so m e w h e re  in  a sy s tem  a t any  g iv en  tim e . D u rin g  th e  la s t 
d e c a d e  th e  in c re a s in g  c o m p le x ity  o f  se m ic o n d u c to r  c o m p o n en ts  h as  b een  m a tc h e d  by  
s im ila r  d e v e lo p m e n ts  in  te s t a n d  re lia b ility  p h ilo so p h ie s  a n d  p ra c tic e s . F u rth e rm o re , 
d e v e lo p m e n t o f  h ig h  d e n s ity  m e m o rie s  in tro d u c e d  a n ew  d im e n s io n  in  te s tin g  in tricacy . 
In  th e  e a r ly  y ea rs  o f  lo g ic  c ircu itry , d e v ic e  p e rfo rm a n c e  w as b a s ic a lly  ju d g e d  on  
p a ra m e tr ic  m ea su re m e n ts , su ch  as v o lta g e  a n d  c u rre n t leve ls . W ith  th e  in c re a se  in  d e v ic e  
c o m p le x ity  it  w as , h o w ev e r, n e c e ssa ry  to  in tro d u c e  fu n c tio n a l te s tin g  as w e ll as a  
p a ra m e tr ic  o n e . A  m a jo r  p o rtio n  o f  d ig ita l sy stem  m a lfu n c tio n s  is c a u se d  b y  t e m p o r a r y  
f a u l ts ,  w h ich  h a v e  o fte n  b e e n  re fe rre d  to  as " in te rm itten t"  o r  " tran s ien t"  w ith  th e  sam e  
m ean in g . I t  is  o n ly  re c e n tly  th a t a  d is tin c tio n  b e tw een  th e  tw o  ty p es o f  fau lts  h a v e  b een  
m a d e . T r a n s ie n t  f a u l ts  a re  n o n -re c u rrin g  tem p o ra ry  fau lts . T h ey  a re  u su a lly  c a u se d  by  
a lp h a  p a r tic le  ra d ia tio n  o r  p o w e r  su p p ly  f lu c tu a tio n , an d  th ey  a re  n o t re p a ira b le  b e c a u se  
th e re  is  n o  p h y s ic a l d a m ag e  to  th e  h a rd w are . T h ey  a re  th e  m a jo r  so u rc e  o f  fa ilu re s  in  
s e m ic o n d u c to r  m e m o ry  ch ip s . I n t e r m i t t e n t  f a u l ts  a re  re c u rr in g  fa u lts  th a t re a p p e a r  on  a 
re g u la r  b asis . S u ch  fau lts  c an  o c c u r  d u e  to  lo o se  co n n ec tio n s , d e fe c tiv e  co m p o n e n ts , p o o r
d e s ig n s  o r  e n v iro n m e n ta l c o n d itio n s  such  as tem p era tu re , h u m id ity , v ib ra tio n , e tc  [63]. 
S e m ic o n d u c to r  m em o ry  sy stem s are  c o m p o se d  o f  a  h o s t o f  in d iv id u a l R A M s. E ach  R A M  
is  a ss ig n e d  to  o n e  b it o f  a  w o rd  in  m em o ry . T h e  p ro b a b ility  o f  fa ilu re  o f  su ch  a  sy stem  
is  d ire c tly  re la te d  to  the  e rro r  ra te  o f  th e  in d iv id u a l R A M s an d  th e  n u m b e r o f  R A M s in  
th e  sy stem . R A M  ch ip s  a re  su b jec t to  re a d  e rro rs . A  r e a d  e r r o r  is  sa id  to  o c c u r  w h en  the  
d a ta  re a d  b a c k  fro m  a  m e m o iy  ce ll d iffe rs  fro m  th a t o rig in a lly  w ritten  to  th e  ce ll. T h e re  
are  tw o  c la sse s  o f  e rro r: the  h a rd  an d  th e  so ft e rro r.
A  h a r d  e r r o r  is  o n e  th a t is re p e a ta b le  a n d  th a t a lw ay s h ap p en s  u n d e r  th e  sam e 
c irc u m sta n c es  an d  so  b e lo n g s  to  th e  in te rm itte n t ca teg o ry . T y p ic a lly , o n e  b it o f  a  
p a r tic u la r  w o rd  m ay  be p e rm a n e n tly  s tu ck  at a  lo g ic  o n e  (o r ze ro ) lev e l. H a rd  e rro rs  are 
d u e  to  p h y s ic a l d e fe c ts  in  th e  m em o ry  sy stem  an d  a re  re m o v e d  by  re p a ir in g  the  d am ag e , 
th a t is  by  re p la c in g  the fau lty  ch ip . T h re e  m a jo r  d e fec ts  can  c rea te  th em  in  R A M  ch ip s: 
m e ta lliz a tio n  an d  b o n d in g  fa ilu re s , o x id e  d e fec ts  an d  io n  co n tam in a tio n . P o o r  m e ta lliz a tio n  
c a n  re su lt  in  o p e n -c irc u its  b e tw een  d e v ic e  in p u ts  an d  o u tp u ts . O x id e  d e fec ts  m ay  d isab le  
a  w h o le  c h ip  o r  ju s t  c a u se  a  s in g le -b it fa ilu re . Io n  c o n ta m in a tio n  can  in d u c e  fa ilu re  in  the 
ro w  a n d  c o lu m n  d eco d e rs . In itia l te s tin g  an d  b u rn -in  s ig n if ican tly  re d u c e  h a rd  e rro rs  in  
R A M s d u rin g  sy stem  o p e ra tio n . T h e  p a tte rn s  u se d  to  tes t fo r  h a rd  fa ilu re s  a ttem p t to  
d e te c t m u ltip le  ce ll se lec tio n , u n se le c te d  c e lls , sen se  a m p lif ie r  re c o v e iy  cap ab ility , 
fu n c tio n a lity  an d  m o s t ad d ress  fau lts  [64 ,65].
A  s o f t  e r r o r  (S E ), so m etim es  re fe rred  to  as "so ft fa ilu re"  o r  "u p se t" , is a  fo n n  o f  
tra n s ie n t e n ’o r  a n d  is a p p a ren tly  a ran d o m  n o n -recu rrin g  ch an g e  in  m e m o ry  lo g ic  sta tes. 
T h a t is , a  lo g ic  "1" m ay  ch a n g e  to  a  lo g ic  "0" o r  v ice  v ersa . T h e se  lo g ic  u p se t e rro rs  
a lm o s t a lw ay s  o c c u r  in  h ig h  d en s ity  IC s , su ch  as L S I  an d  V L S I d ev ices . T h e y  seem  to 
b e  ra n d o m  w ith  tim e  a n d  p o s itio n  w ith in  th e  IC  ch ip  an d  u n p re d ic ta b le  in  n a tu re . W h e n  
a  m e m o ry  ce ll in  th e  ch ip  th a t has su ffe red  such  an u p se t is la te r  p ro b e d , it  ex h ib its  no  
d a m a g e  o r  d e g ra d a tio n  in  an y  o f  its  c h a rac te ris tic s . T h e se  e rro rs  a re  a lso  c a lle d  s in g le  
e v e n t  u p s e ts  (S E U ) b e cau se  th ey  are  u su a lly  d u e  to  a sp u rio u s c h a rg e  p ro d u c e d  by  the 
tra n s it o f  a  s in g le  io n iz in g  p a rtic le  th ro u g h  the  ch ip . T h ese  b it-flip s  are  so ft fa ilu res  in  th a t 
th e y  h av e  n o  p e rm a n e n t e ffe c t o n  a  d ev ice . T h e  ce ll w h ich  su ffe rs  a fa ilu re  is c o m p le te ly  
re c o v e re d  w h en  a  n ew  b it is  w ritten  in to  it an d  h as  n o  g re a te r  c a p a b ility  o f  fa ilu re  th an  
an y  o th e r  c e ll in  the  R A M . T ra d itio n a l so u rces  o f  S E  h av e  b een  p o w e r  su p p ly  n o ise , 
b o a rd  n o ise , m arg in a l d ev ices , o u t-o f-ra n g e  v o lta g e  o r  tem p era tu re  a n d  sen s itiv ity  to  so m e
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d a ta  p a tte rn . H o w e v e r, in  d R A M s th e  m a jo r  S E  c o n trib u to r  is  a lp h a  p a rtic le s . I t  has 
re c e n tly  b een  o b se rv e d  th a t a -p a r t ic le s  p ro d u c e d  by  the ra d io a c tiv e  d e c a y  o f  m in u te  
q u an titie s  o f  u ran iu m  a n d  th o riu m  in  th e  p a c k a g in g  m ate ria ls  can  c a u se  b its to  flip  in  
d R A M  d ev ices . R eca ll th a t th e  s to rag e  m e c h a n ism  o f  a  d R A M  ce ll is  b a se d  o n  a  sm all 
c a p a c ito r  w h o se  s ta te  d e te rm in es  w h e th e r  a  "1" o r  a  "0" h as  b een  s to red . A n  a lp h a  
p a rtic le , p a ss in g  th ro u g h  th e  m e m o ry  ce ll, c a u se s  io n iza tio n  a n d  th e re fo re , n eu tra liz e s  p a r t 
o f  th e  c h a rg e  s to re d  in  a  ce ll c ap ac ito r . T h is , in  tu rn , a ffec ts  the  c r i t ic a l  c h a r g e ,  u su a lly  
m e a su re d  in  p ic o -  o r  fe m to  co u lo m b s , o n  th e  b as is  o f  w h ich  a  " 1" is d iffe re n tia ted  fro m  
a  "0". T h is  d e fin itio n  a ssu m es th a t th e  ch a rg e  v a ria tio n  on  the  n o d e  b e tw e e n  re fre sh es  is 
n e g lig ib le  c o m p a re d  to  th e  ch a rg e  m ag n itu d e  re p re se n tin g  the  in fo rm a tio n . T h u s , a  ce ll 
m ay  a p p e a r  c o n ta in in g  th e  in v e rse  o f  its  o rig in a l co n ten t. S E U  e rro rs  a re  c o n s tru e d  as th e  
d e p o s itio n  o f  c ritic a l ch a rg e  a t th e  sto rag e  n o d e  by  e lec tro n s  su p p lie d  b y  the  track  o f  
io n iz e d  d e v ic e  m a te ria l p ro d u c e d  b y  the  in c id e n t p a rtic le . It sh o u ld  be  re a liz e d  th a t the 
tim e  sca le  o f  th e  S E -p ro d u c e d  ch a rg e  a n d  its  e ffe c t o n  the  in te g ra te d  c irc u it is u su a lly  o f  
th e  o rd e r  o f  a few  tens o f  p ic o se c o n d s  to  n an o seco n d s . T h is  sh o rt tim e  sca le  p lay s  a  ro le  
in  th e  d y n a m ic s  o f  S E U  w ith  re sp e c t to  v a rio u s  se m ic o n d u c to r m a te ria ls  an d  h a rd en in g  
tec h n iq u e s . T h e  S E U  b it e r ro r  ra te  in c reases  w ith  the p a c k a g in g  d e n s ity  o f  the  p a r tic u la r  
ty p e  o f  IC . In  fac t, such  e rro rs  c a n  be  e lim in a te d  by  co rrec tin g  an d  th en  re w ritin g  the 
d a ta . T o  ap p ly  e r ro r  d e te c tio n  an d  c o rre c tio n  tech n o lo g y  to  m em o ry  a rray s , in  o rd e r  to  
re d u c e  th e  p ro b a b ility  o f  u n d e te c te d  S E s, is  n o w  p o ss ib le  [66 ,3 ,67 ].
2 .2  S in g le  - E v e n t  - U p s e ts  in  I n te g r a te d  C ir c u i ts
S in g le  E v e n t U p se ts  w e re  p re d ic te d  in  1962  [1] in  an tic ip a tio n  th a t c o sm ic -ra y  h eav y  ion s 
w o u ld  c a u se  te m p o ra ry  ran d o m  b it-e rro rs  in  sa te llite  m e m o rie s  as th ey  in c re a se d  in  
p a c k in g  d en sity . H o w ev e r, th ey  w e re  v e r if ie d  th ro u g h  te lem e tric  m e a su re m e n ts  in  an  
a c tu a l sp acec ra ft, w ith  re g a rd  to  a n o m a lo u s  tr ig g e rin g  o f  b ip o la r  f lip -f lo p  c ircu its , in  1975 
[2]. T h e se  e rro rs  a re  d u e  to  a  n u m b e r o f  n a tu ra l so u rces , in c lu d in g : (a) g a lac tic  c o sm ic  
ra y s ; (b) th e  so la r  w in d  f lu x , m a in ly  p ro to n s  o ften  in d u c e d  u n d e r co sm ic  rays; (c) h eav y  
p a r tic le s  tra p p e d  in  the  V an  A llen  b e lts , en e rg e tic  p ro to n s  an d  sm all am o u n ts  o f  g a lac tic  
co sm ic  ra y s ; (d) a lp h a  p a rtic le s  th a t a re  d ecay  p ro d u c ts  o f  n a tu ra lly  o c c u rr in g  ra d io a c tiv e
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h e a v y  a c tin id es , su ch  as u ran iu m , th o riu m  an d  th e ir  d a u g h te r  n u c le i. T h e se  h e a v y  ac tin id es  
m a k e  up  p a r t  o f  th e  e a r th ’s c ru s t a n d  a re  fo u n d  in  trace  am o u n ts  w ith in  th e  m a te ria l th a t 
is  u se d  to  p a c k a g e  an d  fa b r ic a te  th e  IC  ch ip s ; a n d  (e) fa s t n eu tro n s  (>  I M e V ) a n d  p ro to n s  
th a t a re  p ro d u c e d  in  th e  u p p e r  a tm o sp h e re  b y  co sm ic  ray s. T h e se  can  p ro d u c e  e n e rg e tic  
re a c tio n  f ra g m e n t io n s, w h ich  can  c au se  S E U . It a lso  p o ss ib le  fo r  m u o n s , w h ich  re su lt 
fro m  c o sm ic  ra y s  in te ra c tin g  in  th e  a tm o sp h e re , to  p ro d u ce  S E U  in  se n s itiv e  c o m p o n en ts , 
su ch  as c h a rg e  c o u p le d  d ev ices . G e n e ra lly , it  is  fo u n d  th a t th e  S E U  e r ro r  b it ra te  is a  
se n s itiv e  fu n c tio n  o f  th e  ty p e  a n d  d es ig n  o f  th e  IC , as w ell as th e  n a tu re  o f  th e  in c id e n t 
c o sm ic  ra d ia tio n  [3 ,6 8 ,6 9 ,7 0 ,7 1 ,7 2 ].
T h e  so ft eiTor ra te s  in  sa te llite  sy s tem s h av e  s ig n ifican tly  in c re a se d  re c e n tly , b ecau se  o f  
th e  in c re a se d  u se  o f  V L S I d ev ices . T h e  d ec re a se  o f  v o lu m e  o f  a  se n s itiv e  e le m e n t im p lies  
a  c o rre sp o n d in g  d e c re a se  in  th e  s to re d  c h a rg e  an d  in  th e  n u m b e r o f  io n -p a irs  n ecessa ry  
to  in d u c e  a  so ft e rro r. T h e  p r im a iy  m e c h a n ism  fo r  the  S E s in  V L S I d ev ices  is b e liev ed  
to  b e  the  p a ssa g e  o f  th e  e n e rg e tic , h e av y -io n  co sm ic  ray s. T h e  s in g le  e v e n t p ro d u c e d  
c h a rg e s  in itia lly  d iffu se  ra d ia lly  fro m  th e  io n iz a tio n  track  in  th e  d e v ic e  sem ico n d u c to r. 
A fte r  su ffic ie n t d iffu s io n , th e  e le c tro n  a n d  h o les  g en e ra ted  a re  se p a ra te d  by  th e  la rg e  
in te rn a l e le c tr ic  f ie ld s , w h e n  th ey  are  p ro d u c e d  in  th e  d ep le tio n  re g io n  o f  a  ju n c tio n  node. 
T h e  e le c tro n s  a re  a c c e le ra te d  to  the  p o s itiv e  side  o f  th e  fie ld , w h ile  th e  h o les  a re  
ac c e le ra te d  to  the  n eg a tiv e  side . C o sm ic  ray  in d u c e d  io n iza tio n  c h a rg e , th a t is  g e n e ra te d  
o u ts id e  th e  d ep le tio n  re g io n  n e ig h b o u rh o o d , c a n  d iffu se  to  the  e d g e  o f  the  d e p le tio n  reg io n  
a n d  b e  a c c e le ra te d  in to  the  lo g ic  s to rag e  n o d e , ad d in g  to  the  to ta l e ffec t. T o  c a u se  an  S E U  
erro r , th e  in c id e n t p a rtic le  m u s t d e p o s it e n o u g h  io n iza tio n  en e rg y  in  th e  n o d e  sen sitiv e  
n e ig h b o u rh o o d  o f  th e  m a te ria l to  p ro d u c e  the  re q u ire d  a m o u n t o f  S E U -in d u c in g  ch arg e , 
i.e . th e  c ritic a l ch a rg e , Q.. T h is  m ean s , th a t th e  in c id e n t h eav y -io n  m u s t p o sse ss  su ffic ien t 
s to p p in g  p o w e r  in  th e  se m ic o n d u c to r m a te ria l to  d e p o s it the re q u ire d  c ritic a l ch a rg e ; th a t 
is , su ff ic ie n t en e rg y  m u s t be  d e p o s ite d  b y  th is p a rtic le  p e r  u n it m ass  o f  m a te ria l, o r  
su ff ic ie n t e n e rg y  m u s t be  d e p o s ite d  p e r  u n it tra c k  len g th  in  th e  m a te ria l, to  c au se  S E U . 
T h is  is  e x p re sse d  by  m ean s  o f  th e  s to p p in g  p o w e r o f  the  in c id e n t io n , d E /d x , o r  as its 
L in e a r  E n e rg y  T ra n s fe r  (L E T ). T h is  s to p p in g  p o w e r  is a  fu n c tio n  o f  p a r tic le  type , en e rg y , 
an d  m a te ria l th ro u g h  w h ich  th e  p a r tic le  is p a ss in g . P a rtic le s  w ith  th e  sam e  in itia l in c id en t 
L E T  v a lu es  d o  n o t n e c e ssa rily  d e p o s it th e  sam e  to ta l am o u n ts  o f  c h a rg e  w ith in  a d ev ice , 
fo r  th ey  d o  n o t, in  g en era l, h a v e  the  sam e  track  len g th s  (ran g es). In  s ilico n , 3 .6eV  o f
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io n iz a tio n  en e rg y  is re q u ire d  to  p ro d u c e  o n e  e le c tro n -h o le  p a ir, w h e re  th e  e le c tro n  c h a rg e  
is 1 .6 x l0 '19 C o u lo m b s . F o r  an  in c id e n t c o sm ic  ra y  d e p o s itin g  an am o u n t o f  e n e rg y  E  (in  
M e V ) to  io n iz e  th e  m a te ria l, th e  re su ltin g  ch a rg e  g e n e ra te d  in  silico n  in  p ic o c o u lo m b s  
(p C ) is  Q  =  fE  (M eV ) /  2 2 .5 , w h e re  f  is a  c o lle c tio n  e ff ic ie n cy  an d  is a s su m e d  to  be  1 in  
th e  d e p le tio n  re g io n . In  M O S  d ev ices  w h o se  m e m o ry  ce lls  a re  m o re  th an  ten  sq u a re  
m ic ro n s  in  a rea , th e  re q u ire d  L E T  to  a c h ie v e  th e  d e p o s itio n  o f  a  c ritica l ch a rg e  is a  few  
M e V  p e r  m ic ro n  o f  p a rtic le  track . T h is  im p lie s  s to p p in g  p o w ers  c o rre sp o n d in g  to  v e ry  
h ig h  en e rg y  (» 1 0 M e V ) h e a v y  (Z » 2 )  c o sm ic  ra y  io n s. T h e re  is a lm o s t n o th in g  in  th e  
te r re s tr ia l  sp h e re  th a t can  m e e t th ese  re q u ire m e n ts  [7 3 ,7 4 ,7 5 ,7 6 ].
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F ig u r e  2 .1 : C a lc u la te d  c ro s s  s e c tio n s  f o r  to ta l  a lp h a  p a r t ic le  p ro d u c t io n  in  s ilic o n  a s  
a  f u n c t io n  o f  in c id e n t  n e u t r o n  a n d  p r o to n  e n e r g y  [82].
N uclear- in te ra c tio n s  p ro v id e  a p o ss ib le  a lte rn a tiv e  m e c h a n ism  fo r  the  S E s, w h e reb y  an 
e n e rg e tic  lig h tly  io n iz in g  p a r tic le  o r in d irec tly  io n iz in g  n eu tro n  can  d ep o s it a  la rg e  a m o u n t 
o f  e n e rg y  w ith in  a  v o lu m e  e le m e n t th a t has m ic ro sco p ic  d im en s io n s . T h e  in c id en t p a rtic le  
in te ra c ts  w ith  o n e  o f  the n u c le i o f  the m a te ria l in  o r a b o u t th e  ta rg e t v o lu m e . M o st o f  the 
e n e rg y  d e p o s itio n  tak es  th e  fo rm  o f  io n iza tio n  loss a lo n g  the  tra jec to rie s  o f  the c h a rg e d  
se c o n d a ry  p a r tic le s , m o stly  p ro to n s  an d  a lp h as , th a t em e rg e  fro m  the  n u c leu s a n d  a lo n g  
th e  tra je c to ry  o f  the  re c o ilin g  re s id u a l n u c le a r frag m en t. L a rg e  n u m b ers  o f  e le c tro n -h o le  
p a irs  a re  g e n e ra te d  as a  re s u lt  o f  this io n iz a tio n  loss. I f  such  a n u c le a r e v e n t takes p la c e  
w ith in  o r n e a r th e  sen s itiv e  e lem en ts  o f  a  V L S I R A M  m em o ry  and  su ffic ien t c h a rg e  is
g e n e ra te d , the  re su lt  c an  be  a  ch a n g e  in  th e  lo g ic  s ta te  o f  the  m e m o ry  ce ll. E n e rg e tic  
p ro to n s  h av e  b een  sh o w n  to  in d u c e  S E s in  a  n u m b e r  o f  V L S I R A M  d e v ic e s , p re su m a b ly  
th ro u g h  (p ,a )  re a c tio n s  a t lo w  p ro to n  e n e rg ie s  an d  m o re  c o m p le x  re a c tio n s  a t h ig h e r 
e n e rg ie s . T h e  a lp h a  p a rtic le s  th a t c o n tr ib u te  to  th e  so ft u p se ts  co m e  fro m  sev era l ty p es o f  
re a c tio n s . A b o v e  15 o r  2 0  M e V  re la tiv e ly  few  a lp h a  p a rtic le s  c o m e  fro m  ( n ,a )  o r  (p ,a )  
re a c tio n s , b u t in s te a d  m o s t a re  p ro d u c e d  in  (n ,a x n )  o r  (p ,a x n )  o r  (p ,a p )  re a c tio n s , f ig u re
2.1  [7 7 ,7 8 ,7 9 ,8 0 ,8 1 ,8 2 ].
F in a lly  as h ig h -e n e rg y  h e a v y  co sm ic  ra y  n u c le i a re  ab so rb e d  b y  n u c le a r  in te ra c tio n s  o r  
b y  io n iz a tio n  lo ss , fa s t  n eu tro n s  p ro d u c e  h ig h ly  io n iz in g  n u c le a r  re c o ils , g e n e ra te d  in  
n u c le a r  sp a lla tio n  re a c tio n s , th a t c a u se  S E U s in  m ic ro e lec tro n ic  c o m p o n e n ts . In  this 
re g a rd , S E U s h av e  b een  o b se rv e d  in  th e  c o m p u te rs  o f  co m m erc ia l a irc ra ft a t h igh  a ltitu d e . 
E n e rg y  d e p o s itio n  in  m ic ro e le c tro n ic  ch ip s , in  the  c a se  o f  n eu tro n s , is  d u e  to  n u c le a r  
c o llis io n s  in  o r  in  th e  im m e d ia te  v ic in ity  o f  th e  ch ip . S u ch  n u c le a r  c o llis io n s  g en e ra te  
n u c le a r  reco ils . N u c le a r  sp a lla tio n  re a c tio n s  tra n s fe r  a co n s id e ra b le  a m o u n t o f  en e rg y  to  
th e  re c o ilin g  n u c leu s  [83 ,84].
S o ft fa ilu re s  in  sem ic o n d u c to r m e m o rie s  d u e  to  a lp h a  p a rtic le s  w ere  n o t s ig n ific a n t un til 
th e  in tro d u c tio n  o f  16k an d  6 4 k  d R A M s. A s the  d R A M  m e m o ry  ce ll sh rin k s  to  f it  m o re  
b its  p e r  ch ip , th e  c a p a c itan c e  o f  th e  ce ll d e c re a ses  a n d  th a t m ak es th e  c e ll m o re  v u ln e ra b le  
to  S E s d u e  to  a lp h a  p a rtic le s . R e d u c tio n  o f  th e  c e ll a re a  w ill re su lt in  th ree  m a in  e ffec ts . 
F irs t, s to rag e  c a p ac itan ces  a re  e x p e c te d  to  d ec rease , re su ltin g  in  a  lo w e r c ritic a l ch a rg e  
a n d  in c re a se  o f  se n s itiv ity  to  e ffe c ts  o f  c o lle c te d  ch a rg e . S eco n d , th e  in c re a se d  s to rag e  
d e n s ity  ten d s  to  re d u c e  th e  e rro r  ra te  p e r  b it, in  a  g iv en  a lp h a  f lu x , a lth o u g h  the e rro r  ra te  
p e r  d e v ic e  w ill lik e ly  in c rease , s in ce  the  n u m b e r o f  m em o ry  ce lls  p e r  ch ip  in c rea se s  fa s te r  
th an  th e  ce ll s ize  sh rin k s. T h ird , th e  d e c re a sed  ce ll a rea  m ean s a  lo w e r c h a rg e  c o llec tio n  
e ff ic ie n cy . D e v ic e  sca lin g  is e x p e c te d  to  re d u c e  th e  o v era ll c o lle c tio n  e ff ic ie n cy  b ecau se  
o f  re d u c e d  a rea . In  a d d itio n , i f  the  ju n c tio n  d ep th s  are  sca led , by  in c re a s in g  d o p a n t 
c o n c e n tra tio n s , th e  c o lle c tio n  o f  c h a rg e  in  the  re g io n s  w ill be re d u c e d . T h e  u se  o f  h ig h  
re s is tiv ity  su b s tra te s  to  im p ro v e  p e rfo rm a n c e  w ill in c rease  d e p le tio n  re g io n  w id th s , 
re su ltin g  in  m o re  ch a rg e  c o lle c tio n . M o re o v e r, th e  se n s itiv ity  o f  a d e v ic e  to  lo g ic  s ta te  
u p se t b y  a lp h a  p a rtic le s  o r  o th e r  io n iz in g  ra d ia tio n  is a fu n c tio n  o f  d e s ig n  a n d  tech n o lo g y  
p a ra m e te rs , in d u c in g  s to rag e  n o d e  a rea , n o d e  c a p a c itan c e , o p e ra tin g  v o lta g e , ch a rg e  c a rr ie r  
life tim e , e le c tr ic  f ie ld s  p a tte rn  in  th e  b u lk  s ilico n  an d  sp ec ific  d e v ic e  g eo m e try . T h e  so ft
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error rate of a device in a given package depends on the flux of alphas, the energy 
spectrum, the distribution of incident angles and, of course, on the sensitivity of the device 
itself to alphas of that energy spectrum and angular distribution. Thus, the need of 
accelerated testing arises, because of the soft error rates seen under normal conditions. 
The theoretical justification of accelerated testing with intense alpha sources ( 105a/cm2h 
and higher) is that SEs are the effect of individual alpha particles. The practical 
justification is that the SE rate has been confirmed to be linearly dependent on flux levels 
of 0.1oc/cm2h to over 107oc/cm2h, for a wide range of LSI and VLSI devices [5]. 
Memory manufacturers have taken various precautions to minimize the radiation that 
impinges on the chips. Reduction of alpha activity of packaging and device materials, 
shielding of devices from external alpha sources and increased usage of error detection 
and correction schemes will be needed to relieve constraints on device design. It is 
unlikely that the glasses, ceramics and metal used for packages can economically be 
reduced in alpha activity below about the 0.001 - 0.01 a/cm2h level. Beyond that point 
uranium/thorium levels are in the parts-per-trillion range and extensive purification will 
be required. Verification of those levels, even if obtained, is difficult [85,86,87],
On the other hand, in the semiconductor memory area the most widely used error- 
correcting codes are the classes of single-error-correcting and double-error-detecting 
(SEC-DEC) codes. With single error correction, a memory word with one bad bit can be 
corrected to recover the original information; two bad bits in a word can be detected, but 
not corrected. The bad bits may be either hard or soft errors. A word has, therefore, three 
failure modes: two hard errors, one hard and one soft, or two soft errors. SEs remain a 
concern in error-corrected systems because of the finite probability of a SE falling in a 
word that already contains a hard error or previous SE that has been refreshed and treated 
by the system as a hard error, thus the need for software which periodically checks to see 
which errors are hard and which are soft. The coding for error detection/correction has 
become an area of great sophistication, requiring the computer engineer to have a very 
deep mathematical background. Error detection-and-correction (EDAC) in memories is 
widely used in the 1990’s technology, as its motivation stems from two reasons: the 
probability of occurrence of a memory error is quite considerable, specially in large 
dynamic memories and the consequences of a memory error can be very serious 
[7,88,89,90].
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Alpha emission is a Coulomb repulsion effect. It becomes increasingly important for 
heavy nuclei because the disruptive Coulomb force increases with size at a faster rate 
(namely as Z2) than does the specific nuclear binding force (which increases 
approximately as A, the mass number). The heavy nuclei are energetically unstable against 
the spontaneous emission of an alpha particle (or 4He nucleus). When we call a process 
spontaneous, we mean that some kinetic energy has suddenly appeared in the system for 
no apparent cause; this energy must come from a decrease in the mass of the system. The 
alpha particle, because it is a very stable and tightly bound structure, has a relatively small 
mass compared with the mass of its separate constituents. It is particularly favoured as an 
emitted particle if we hope to have the disintegration products as light as possible and 
thus get the largest possible release of kinetic energy. The probability of alpha decay is 
governed by the barrier penetration mechanism and the half-life of useful sources varies 
from days to many thousands of years.
The alpha particles appear in one or more energy groups that are monoenergetic. For each 
distinct transition between initial and final nucleus, a fixed energy difference (Q-value) 
characterizes the decay which is shared between the alpha particle and the recoil nucleus 
in a unique way, so that each alpha particle appears with the same energy. Most alpha 
particle energies of the more common radioisotope sources are limited to between about 
4 and 6 MeV, as there is a very strong correlation between alpha particle energy and half- 
life of the parent isotope and those with the highest energies are the ones with the shortest 
half-life. Alpha particles interact with matter primarily through Coulomb forces between 
their positive charge and the negative charge of the orbital electrons within the absorber 
atoms. These interactions include ionization (inelastic collision with atomic electrons), 
scattering (elastic collision with a nucleus) and various types of radiative losses (inelastic 
collision with a nucleus). Since alpha particles are charged, they ionize the atoms of the 
substrate through which they propagate. Inelastic collisions with bound atomic electrons 
are usually the predominant mechanism by which an alpha particle loses kinetic energy 
in an absorber. Upon entering any absorbing medium, the alpha particle interacts 
simultaneously with many electrons. As a result of each such collision, one or more
2.3 Alpha Particles - A Concise Theoretical Background
atomic electrons experience a transition to an excited state (excitation) or to an unbound 
state (ionization). The alpha particle loses energy which is transferred to the electron , 
and therefore its velocity is decreased. The maximum energy that can be transferred from 
a charged particle of mass m with kinetic energy E to an electron of mass in a single 
collision is 4Em0/m, which is about 1/500 of the particle energy per nucleon. Because this 
is a small fraction of the total energy, the primary particle must lose its energy in many 
such interactions during its passage through an absorber. At any given time, the particle 
is interacting with many electrons, so the net effect is to decrease its velocity until the 
particle is stopped.
In discussing the passage of an alpha particle through matter, its interaction with the 
electric field of the nucleus has been neglected up to now, because indeed the energy 
transfer to the nucleus is minimal. However, when a particle of charge ze, mass m and 
velocity v passes by the vicinity of a nucleus of charge Ze, it will be scattered with the 
Rutherford cross-section, do/dQ, which shows that the probability for small angle 
scattering is predominant. Although scattering through a large angle is possible, the 
probability is low and most scattering events involve a change of direction of much less 
than one degree. Therefore, because the particles are not greatly deflected and interactions 
occur in all directions simultaneously, their tracks tend to be quite straight with a well- 
defined length and little deviation, except at their very end, where they have larger 
deviation as their kinetic energy has been reduced to a low value.
4 °
Figure 2.2: The specific energy loss along an alpha particle track [91].
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Figure 2.3: Alpha particle absorption curve [91],
A curve of great interest is the ionization curve or Bragg curve, shown in figure 2.2, 
which is a plot of the specific energy loss of dE/dx along the track of an alpha particle. 
This is related to the varying value of dE/dx, as the particle is slowed down and reveals, 
as it is expected, a peak in ionization density towards the end of the range. The effect of 
the progressive change in dE/dx is modified somewhat by the straggling, increasing the 
width of the ionization peak and providing a "tail" at the end of the range. Plots are 
shown both for a single alpha particle track and for an average behaviour of a parallel 
beam of alpha particles of the same initial energy.
The range of alpha particles depends on both their energy and the material through which 
they move. Their range in air at STP is only a few centimetres. The term range in the 
alpha particles can be determined in two different ways: mean and extrapolated range, and 
their difference can be seen in the alpha particle absorption curve, figure 2.3. This 
curve is flat, because alpha radiation is essentially monoenergetic. Increasing thickness of 
absorber reduces merely the energy of the alpha particles that pass through the absorbers, 
but the number of alpha particles is not reduced until the approximate range is reached. 
At this point, there is a sharp decrease in the number of alpha particles that pass through 
the absorber. Near the very end of the curve, absorption rate decreases due to straggling, 
or the combined effects of the statistical distribution of the average energy loss per ion 
and the scattering by the absorber nuclei. The mean range is defined as the absorber
thickness that reduces the alpha particle count to exactly one-half of its value in the 
absence of the absorber. The extrapolated range is obtained by extrapolating the linear 
portion of the end of the absorption curve to no alpha particles being transmitted [91,92]. 
The fact that alpha particles emitted by a given nuclide have a well-defined range is an 
indication that they also have a well-defined energy. The product of the ionization is the 
generation of electron-hole pairs which takes place within (2-3) pm of the alpha particle 
track. Thus, the alpha particles have ranges comparable with current memory device 
dimensions and can create numbers o f electron-hole pairs comparable to the number 
required to upset data in dRAMs.
2.4 Mechanism of Soft Errors in dRAMs
The mechanism by which an alpha particle can produce a SE in a dynamic memory cell 
is depicted in figure 2.4. Recall that the dRAM uses capacitor-storage elements that are 
formed by depletion layers in a semiconductor junction on the surface of the p-type 
silicon substrate. Data are stored in the cell by the absence, stored "1", or the presence, 
stored "0", of electrons at the silicon/silicon oxide interface of the capacitor. The amount 
of charge which can be stored is typically in the range of 3xl05 - 3xl06 electrons. The 
number of electrons, Ncril, needed to differentiate between the "1" and "0" logic states on 
the capacitor is easily calculated as:
„ _ Q o r i t A lV ' - V° ) C ~ »  (2.D
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where:
Qcrit = the critical charge needed to be added to the storage capacitor for stored "1" 
to be sensed as a stored "0".
Vi = the voltage stored on the capacitor in the "1" state.
V0 = the voltage stored on the capacitor in the "0” state.
Ccell = the storage capacitance, 
e = the electronic charge.
With a typical storage capacitance of 50fF and ideal writing voltages of 5V and OV, the 
value of Ncrit comes out to be about 106 electrons. The latter produced by an alpha 
particle will be enough to disturb the state of the stored data [3,4].
Because of the ionization through the silicon at the junction, an energetic alpha particle, 
traversing a memory cell, creates initially high energy electron-hole pairs, which in turn 
decay into a cascade of free earners forming a narrow column of charge along the path 
of the track. This thermalization process is one electron-hole pair for every 3.6eV of 
energy imparted by the alpha particle at room temperature. This means that the particle 
must lose an energy at least of 1,1 MeV to generate a charge which will be in the range 
of the stored charge and in the range of the critical charge since the latter is usually less 
than the first one. Thus, we can see that a single alpha particle of appropriate energy 
creates a sufficient number of electrons to disturb the stored data and the depletion region 
fields provide the mechanism for these electrons to be collected. If this charge is 
generated in the surface layer, it is not collected. But, if it is generated within the 
depletion region, whose typical thickness is (2-4)p.m, it will be sufficient to detect the 
particle. This thickness results in an average loss of about 200 keV of alpha energy and 
therefore, has no significant effect on the energy deposited in the silicon, except at low 
angles of incidence.
Electric fields are applied to separate the carriers that are generated within the active 
regions of a semiconductor device. First, electron-hole pairs are created in the depletion 
region, are separated and electrons are stored into storage wells, while holes are removed. 
Second, electron-hole pairs are created outside the depletion region and diffuse through 
the silicon. Those that can reach the border of the depletion layer may contribute to 
charge it.
That is, electrons are stored in the storage regions and the holes remain in the substrate 
contact. This process depends on the position of the generation of the pairs, the effective 
electron collection volume, which is a function of the dimensions of the depletion region 
and of the diffusion length, and the quantity of deposited charge, which is a function of 
ionization and geometrical factors. Therefore, the generation of electron-hole pairs along 
the trajectory of a heavy charged particle, if a threshold amount of charge is collected 
within some sensitive volume element, may alter the electrical state of the element, which 
may be detected as a SE. These errors may be sensed and corrected at given time
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EFFECTS OF AN ALPHA PARTICLE
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Figure 2.4: Stages of SE creation by an alpha particle in a dRAM [3].
intervals, the length of which will dictate the soft error rate. Since dRAMs may be upset 
by charge collected by diffusion, several dRAM cells may be perturbed by ionization from 
a single track. The affected dRAM cells will be physically adjacent, although this does 
not necessarily imply an address-space proximity. To minimize the probability of multiple 
upsets from a single-particle strike, some dRAMs are designed, so that adjacent cells will 
tend to carry opposite charge states in a given application, e.g. by using a checkerboard 
data pattern.
It is obvious that whether sufficient charge is collected from the trajectory to upset the 
memory cell depends upon many factors, i.e. the flux and the energy of ionizing radiation, 
target area, total stored charge, collection efficiency, cell geometry, supply voltage, cycle 
time, angle of alpha particle strike, noise. In designing my circuit, attention was reserved 
for taking into consideration these parameters [93,94,95,96],
2.5 Charge Collection in dRAMs
The charge generated by ionizing radiation must be transported to locations within the 
memory device, where it can be collected, in order to affect an IC. There are two basic 
transport phenomena that arise from the motion of charge carriers in semiconductors under 
the influence of an electric field and a carrier concentration gradient. Minority carriers 
move by either drift or diffusion to the regions near the p-n junctions of the device. Drift 
refers to the motion of charged particles under the influence of a net applied electric field; 
diffusion transport results from gradients in the carrier-concentration density. This 
means, that if there is a spatial variation of carrier concentration in the semiconductor 
material, the carriers tend to move from a region of high concentration to a region of low 
one. The two processes simultaneously transport excess carriers produced in the active 
regions of ICs. But, if the energetic ion does not hit close to a junction, all carriers are 
transported via diffusion and may be captured by several charge-collecting junctions, 
resulting in multiple bit upsets.
The transport of mobile carriers as a function of position and time is governed by what 
are commonly called the continuity equations. For n-type and p-type, respectively, in one 
dimension, they are:
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dn 1 dJ_ (2.3)= J:  5 — TT (v t-\ 4- #  y  M
and
4s  = I  -£Ta (x, t) + G(x, t)dt g dx n
where q is the unit charge on one electron, Jpn are conventional currents due to p- and n- 
type carriers; and U and G describe the recombination and generation processes that 
remove and produce carriers.
The currents in the continuity equations can be expressed as:
JD = <2H v P E  -  q D p j £(2'4)
and
t — /.I i t-, . /^.T-i dn (2.5)
J n 53 <2M nn E  + Q D n~d~
where jffl n and Dp n are the carrier mobility and diffusion coefficients for earners in the 
region of interest, and E is the electric field.
Poisson’s equation relates electric field distribution to mobile charge and active impurity 
densities, as follows:
dE g  f (2 .6 )ffl-= 2+ {p-n+N) dx e
Here, e is the permittivity of the material, and N is the doping concentration (N=ND for 
n-type material, and N=NA for p-type material, where NA and ND are the acceptor and 
donor impurity concentrations).
Equations (2.2) - (2.6) are nonlinear , coupled differential equations, and in general 
numerical analysis is required to obtain solutions. The parameters needed for solution 
include the dopant concentrations as functions of position, carrier mobilities as functions 
of dopant concentrations and fields, diffusion coefficients, which are related to the 
mobility by Einstein’s relation, D = jiKT/q, carrier distributions, generation and
recombination rates and the boundary conditions as determined by device geometries. In 
addition to the material parameters governing normal operation, carrier transport can be 
significantly influenced by radiation events. For single events, the excess carrier 
generation is localized within the track of an energetic particle penetrating circuit 
materials. Single events are better modelled as columnar plasma tracks that can penetrate 
junctions. In general, only one such track is active in a device at a given instant in time, 
as the event name implies.
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Figure 2.5: Collapse of dRAM cell depletion layer equipotential surfaces along cosmic 
ray track to produce the funnel in device bulk.
The high-conductivity region along the single event track can act to deflect the device 
fields from their equilibrium positions. The amount of charge collected from single events 
by drift often exceeds the amount deposited within the volume of the ionization track 
through the equilibrium depletion region. This augmented drift collection mechanism is 
called "funnelling" [97], and the region of the track involved in drift collection is called 
"the funnel". The presence of the track temporarily collapses the depletion layer and so 
distorts the equipotential surfaces of the depletion layer electric field in the track vicinity.
This distortion results in a nesting of funnel-shaped, equipotential surfaces, that extend 
into the substrate bulk along the track, as shown in figure 2.5, This "funnelling" of 
potential surfaces produces a very large gradient, i.e. a large electric field, such that the 
electrons produced from ionization along the track are propelled back up the funnel into 
the depletion layer. There is a corresponding hole current directed down into the bulk 
material. The electrons result in a large increase in charge collected in the depletion layer 
over that were there no funnel, thus, heightening the probability that the critical charge 
is collected at the device charge storage node. If the particle track passes the node, or very 
near it, most of the charge in the funnel is collected by the node depletion layer in 
fractions of a nanosecond following the penetration of the energetic particle. If the track 
lies far from the node depletion layer, the charge collection time is much longer, in nano- 
and micro-seconds, as its mode of transport is principally by diffusion. After the collection 
of charge to the point that its remaining density in the track is comparable to the substrate 
dopant concentration, the disturbed depletion layer field has relaxed back to its original 
state. The funnelling mechanism requires a significant conductivity differential between 
the ion track and the surrounding semiconductor; it requires local excess carrier densities 
in excess of majority-carrier densities. Usually charge collection from single events 
proceeds by drift and funnelling for the first fractions of nanoseconds following an ion 
strike and subsequently by diffusion [98]. Funnelling directs the deposited charge onto the 
hit node, whereas diffusion can distribute deposited charge over several nodes. This 
important difference is illustrated by figure 2.6 [99]. Moreover, funnelling is a drift 
process; it transports more quickly than diffusion processes [100].
Shortly after ion penetration, carrier densities along the core of single event tracks may 
be so high that multicarrier scattering and recombination processes are significant. In this 
situation, the transport equations are of the form presented previously, but the ambipolar 
values for mobility and diffusion coefficients [101] are required. At the highest densities,
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d  = = M  (2'8)
D n + Dp
Equations bridging the direct and ambipolar cases can be found in reference [102].
Figure 2.6: Charge collection curves over a circuit array showing the maximum 
charge collection at the struck node due to funnelling as compared to 
diffusion [99].
Analytical forms for charge collection magnitudes from the funnelling mechanism are 
available [103,104,105]; some include expressions for transport times. A model for the 
funnelling as a phenomenon of charge collection was published by Hu [103] in 1982. He 
gives the depth of collection in an n+-p junction as: depth=(l+pn/pp)W, where W is the 
depletion width at the end of the strike and the ratio is of the mobilities in the column. 
The model predicts a collection depth independent of the LET of the incident particle. 
Computer simulation analyses of charge collection [96,97,98,106] and experimental 
measurements of collected charge [97,99,104,107,108,109,110] are also available. The 
efficiency of charge collection by drift enhanced by the effects of funnels approaches
100%. Furthermore, the process is fast. Circuits with short time constants (a few 
nanoseconds) will respond only to the drift component of charge collection. Diffusion is 
a relatively inefficient process, since about half of the charge migrates to inactive regions 
of the device. Diffusion is important for the slow (milliseconds) circuit of modern NMOS 
RAMs because of the large efficiency for charge collection. Finally, the ratio of drift to 
diffusion charges is important for scaling, because making a structure smaller will tend 
to reduce its diffusion charge, but will not affect its drift charge. Changing the substrate 
concentrations, on the other hand, will affect the drift component [111]. The effective 
funnelling depth can also be increased by decreasing the doping levels of the silicon 
substrate, i.e. increasing its resistivity. Moreover, the charge collection depth will be 
limited if a heavily doped substrate is encountered before the natural limits of charge 
collection. By natural limits, we refer to funnel length that is dependent only on the 
substrate doping and the applied bias. As a rule, a heavily doped n-type substrate 
represents the end of charge collection, while for a heavily doped p-type substrate, charge 
collection will stop some distance into it [96].
2.6 Modelling the Soft Errors
Computer simulation has become an increasingly popular tool in an effort to predict the 
assessment to device vulnerability to SEUs. Three main aspects of device susceptibility 
can be evaluated by computer analyses: (a) charge collection with respect to time and 
applied boundary conditions, such as voltage; (b) the effects of device and process 
parameters on charge collection and transport; and (c) predicted error rates in a standard 
environment.
Circuit-level, transport/device, statistical and Monte Carlo simulations of single event 
interactions have domains of the problem in which they are particularly accurate and 
useful. Circuit-level simulations are excellent for assessment of the relative vulnerability 
of parts manufactured within the same technology using different circuit designs and 
techniques, particularly when at least one such part has been characterized experimentally 
for single event vulnerability. These simulations also provide a tool for quick and 
convenient determinations of whether or not a circuit or node is vulnerable to upset from
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single event type perturbations. They are often used to study the potential of circuit design 
hardening techniques. In this kind of simulation, the physics of the interactions between 
the semiconductor devices and the ion track are input in the form of device and ion-event 
models. The analytical forms of device responses to a range of conditions at the device 
terminals may be derived from theory or from experimental measurements. The limitations 
of these models centre on the fact that the user specifies models of how devices will 
respond to a range of conditions applied at device terminals. The simulator then computes 
the circuit’s trajectory through the set of possible conditions corresponding to specific 
supply and signal values. Such an approach is incapable of discovering new aspects of a 
device response to a perturbation, but it is essential, when detailed information on device 
material characteristics and doping profiles is unavailable [112,113,114,115].
Two- and three-dimensional transport/device simulations actually solve Poisson’s equation 
within each spatial grid describing modelled structures. Fields and charge distributions are 
computed at a large number of points within modelled devices without the constraints of 
a priori assumptions about the device terminal characteristics (charge,current,voltage) 
under operating conditions. This feature offers significant advantages for charge collection 
and transport analyses of the single-event-IC interactions, for the effects of the location 
and direction of ion incidence can be investigated directly. Multidimensional, "Poisson- 
solver" simulations have the important advantage of allowing simulations modelling of the 
physical effects at device junctions and the transport of charge deposited by the event. 
They do not require the independent device and event models used in circuit-level 
simulations. Such simulations are useful in understanding the interactions of the numerous 
variables involved in the multidimensional, time-variant charge collection and transit 
phenomena constituting an SEU [116,117,118,119].
Finally, soft error rate predictions are accomplished by estimating the number of hits 
capable of delivering charge in excess of the critical charge for upset to a sensitive node, 
or groups of nodes. Such predictions require an environmental model. Upset rate 
predictors are only as accurate as the environmental models and models for ion track- 
sensitive volume interaction on which they are based. The usual output from an 
environmental model that is used in rate prediction is a curve or table in the form of flux 
versus LET. Current algorithms for calculating SEU rates require specification of the 
dimensions of a critical volume to be associated with each SEU-sensitive junction and the
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value of the critical charge must be generated within the volume for an upset to occur. 
The sensitive volume associated with a sensitive node includes any region near the node, 
that, if penetrated by a single particle, initiates charge collection by the proximal node. 
Theoretical and experimental procedures are provided for determining these parameters. 
Most predictions of single event rates are derived from ground-based particle accelerator 
test data coupled with models of the heavy ion and proton environment and models of the 
interaction of energetic ions with the microelectronic devices [120,121,122,123,124,125].
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C H A P T E R  3
System H ardw are and Performance Evaluation
3.1. System Design Considerations
The system design started by analysing the target requirements and objectives to ensure 
that such a goal was feasible and then by making the first critical design decisions, which 
led me to construct a model/prototype of the experimental system, so that hardware and 
software could be developed and integrated to a large extent in parallel, but be tested 
separately. The latter was functioning and performing according to the requirements and 
it was reliable and simple in concept. This part could be considered as the first level of 
my design.
At this early stage, the idea was to partition the system into smaller functional units, each 
of which performed a specific set of functions, which were understood better, could be 
developed to a large extent separately and facilitated troubleshooting by providing 
flexibility for changes and expansion in the system. After the system had been fairly well 
specified and all the desired interface parts were well understood, it was time to begin the 
system design. This was the most critical stage in the system development, for a few 
errors or a large amount of rule-bending at that point would result in an unreliable piece 
of digital equipment. It was important to select carefully suitable components to meet my 
specifications. From the initial design specification process, a system block diagram was 
generated ( figure 3.1 ).
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Figure 3.1: Block diagram of the system hardware.
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In interface design for dRAMS, a number of general considerations had initially to be 
considered, i.e. the desired size of the final system, the dRAM memory size, the refresh 
logic control and the speed of operation for the microprocessors. Previous work in the 
area has made use of interfacing dRAMS with microcomputers. However, limitations of 
this method include the relatively slow operation rate of the microcomputer as also the 
large physical size of the whole system. The size of dRAM is dictated or dictates the 
choice of microprocessor. It is usual for a group of microprocessors to provide a 16 bit 
address bus. Hence, the number of addresses accessible by this bus is limited and thus 
limits the size of dRAM used. The necessity to provide refresh for dRAMS dictates that 
an address multiplexer, column counter and refresh logic on each memory board is 
needed. However, some microprocessors provide "hidden refresh" facilities where, when 
an instruction has been fetched, the address bus no longer remains stable and the 
microprocessor outputs a refresh address on the lower 7 address bits. This address 
increments once every instruction cycle and if the processor contains an internal register, 
column/row refresh may be provided, thus maintaining the data. Cl
Taking the above considerations into account, the Zilog Z80 microprocessor fulfils most 
criteria. It provides logic outputs and has an internal address register for "hidden refresh" 
control, which means that the refreshing does not slow down the processor’s execution 
time by delaying memory accesses, while refresh is in progress. The 16-bit address bus 
means 65,536 different memory locations are available. However, these are not all to be 
used for dRAMs, as it is essential that other memory components are contained within the 
system. Thus, the system memory contains an EPROM and some sRAMs. The former 
is a memory block, which contains several programs for the control of the whole system. 
The latter reserve address locations, where data read from dRAMS will be dumped. The 
remaining memoiy locations (48k bytes) are available for use with dRAMs. There are a 
total of 6 dRAM chips. Each of these has 8 address lines and multiplexing is needed from 
the 16 bit address bus, which is achieved via a dRAM controller driver. This driver also 
provides logic for selection of dRAM chip banks. The dRAMs function as an integral part 
of system’s memory during irradiation and are connected by a flat ribbon cable to the 
memory/microprocessor board [126,127,128,129].
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The second level of my design in the total hardware development process started by 
translating the block diagram and components into final schematics, figure 3.2, which, 
helped me to carry out the'modularization, which was conceptual at that stage, and to 
follow some fundamental design rules, such as to minimize the total number of signal 
paths and to avoid complex circuit boards. As the most complicated parts of the design 
were the dRAM memory interface circuits, it was thought that all of these problems could 
be solved in the form of the dynamic RAM controller. Dynamic memory system designs, 
which formerly required several support chips to drive the memory array, can now be 
implemented with a single IC, the Multi-Mode Dynamic RAM  Controller/Driver. It is
capable of driving all 16k and 64k dRAMs as well as 256k qnes. Since this driver is a
\ *
one-chip solution, including capacitive-loa,d drivers, it minimises propagation delay skews, 
the major performance disadvantage of multi-chip memory drive and control. On tlie other 
hand, the resulting cost savings and the board space conservation made this solution more 
cost effective as well.
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Figure 3.3: Functional block diagram of the dRAM Controller/Driver [133].
The controller used has 8 modes of operation which offer a wide selection of dRAM 
control capabilities. Memory access may be controlled externally or on-chip automatically; 
an on-chip refresh counter makes refreshing, either externally or automatically controlled, 
less complicated; and automatic memory initialization is both simple and fast. It is a 48- 
pin chip with 9 multiplexed address outputs and 6 control signals. It consists of two 9-bit 
address latches, a 9-bit refresh counter and control logic (figure 3.3). All output drivers 
are capable of driving 500pF loads with propagation delays of 25ns. It has 3 mode-control 
pins : M2, Ml and MO, where M2 is in general REFRESH. These 3 pins select 8 modes 
of operation. Inputs B1 and BO in the memory access modes, are select inputs which 
select one of the four RAS outputs. During normal access, the 9 address outputs can be 
selected from the Row Address Latch or the Column Address Latch. During refresh, the 
9-bit on chip refresh counter is enabled onto the address bus and in this mode all RAS 
outputs are selected, while CAS is inhibited. The controller can drive up to 4 banks of 
dRAMs, with each bank composed of 16k’s, 64k’s, or 256k’s. Control signal outputs 
RAS, CAS, and WE are provided with the same drive capability. Each RAS output drives 
one bank of dRAMs so that the four RAS outputs are used to select the banks, while 
CAS, WE and the multiplexed addresses can be connected to all the banks of dRAMs. 
This leaves the non-selected banks in the standby-mode, less than one tenth of the 
operating power, with the data outputs in three-state. Only the bank with its associated 
RAS low will be written to or read from. The address block consists of a row-address
t
latch, a column-address latch and a resettable refresh counter. The address latches are fall- 
through when ADS is high and latch when ADS goes low. If the address bus contains 
valid addresses until after the valid address time, ADS can be permanently high, otherwise 
ADS must go low while the addresses are still valid. In normal memory access operation, 
RAS IN and R/C are initially high. When the address inputs are enabled into the address 
latches, the row addresses appear on the Q outputs. The address strobe (ADS) also inputs 
the bank-select address, BO and Bl. If CS is low, all outputs are enabled. When CS is 
transitioned high, the address outputs go three-state and the control outputs first go high 
through a low impedance, and then are held by an on-chip high impedance. All outputs 
go active about 50ns after the chip is selected again. If CS is high, and a refresh cycle 
begins, all the outputs become active until the end of the refresh cycle. The output signal, 
WE, determines what type of memory access cycle the memory will perform. If WE is
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kept high, while CAS goes low, a read cycle occurs. If WE goes low before CAS goes 
low, a write cycle occurs and data is written into the dRAM as CAS goes low. If WE 
goes low after CAS goes low, first a read occurs and then data is written into the dRAM, 
thus a read-modify-write cycle occurs. The type of cycle is, therefore, controlled by WE, 
which follows WIN. A block diagram that depicts briefly the interface between the 
controller and any 16k dRAMs banks is shown in figure 3.4.
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Figure 3.4: Interface between the dRAM controller and dRAM Banks.
Bank Select 
(Strobed by ADS) End of Count 
SelectedB1 BO
0 0 127
0 1 255
1 0 511 .
1 1 127
Table 3.1: End-of-Count selection.
From the 8 functional modes of operation that the specific dRAM controller employs, I 
chose a combination of mode 0, externally controlled refresh, and of mode 4, externally 
controlled access -(the rest of the modes are: mode 1: automatic forced refresh, mode ( 
2: automatic burst refresh, mode 3a: all RAS automatic write, mode 3b: externally 
controlled all RAS write, mode 5: automatic access with hidden refresh, mode 6: fast 
automatic access, mode 7: set End-of-Count). In mode 0, the input address latches are 
disabled from the address outputs and the refresh counter is enabled. When RAS occurs, 
the enabled row in the dRAM is refreshed. In the externally controlled refresh mode, all
RAS outputs are enabled following RAS IN and CAS is inhibited. This refreshes the same 
row in all four banks. The refresh counter increments when either RAS IN or RFSH goes 
low-to-high, while the other is low. The RF I/O pin functions as a reset counter input and 
it goes low when the count is 127, 255 or 511, as set by End-of-Count according to 
table 3.1. During refresh, RAS IN and RFSH can transition low simultaneously because 
the refresh counter becomes valid on the output bus after RFSH goes low. This means, 
the counter address is valid on the Q outputs before RAS occurs on all RAS outputs, 
strobing the counter address into that row of all the dRAMs. The timing diagram for the 
external counter refresh cycle is shown in figure 3.5.
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Figure 3.5: External control refresh cycle (mode 0 of dRAM controller [133]).
Mode 4 facilitates externally controlling all access timing parameters associated with the 
dRAMs. With M2 (RFSH) and R/C high, the row address latch contents are transferred 
to the multiplexed address bus output Q0-Q8, provided CS is set low. The column address 
latch contents are output after R/C goes low. RA SIN  can go low after the row addresses 
have been set up on Q0-Q8. This selects one of the RAS outputs, according to table 3.2, 
strobing the row address on the Q outputs into the desired bank of memory. After the
row-address hold-time of the dRAMs, R/C can go low, so that about 40ns later column 
addresses appeal' on the Q outputs (figure 3.6). In a normal memory access cycle CAS can 
be derived from inputs CAS IN or R/C. If CAS IN is high, then R/C going low switches 
the address output drivers from rows to columns. CAS IN then going low causes CAS to 
go low approximately 40ns later, allowing CAS to occur at a predictable time (figure 3.7). 
For maximum system speed, CAS IN can be kept low, since CAS will automatically occur 
approximately 20ns after the column addresses are valid, or about 60ns after R/C goes 
low. This feature reduces timing-skew problems, thus improving access time of the 
system. For faster access time, R/C can go low a time delay (tRpDL+ t^H- tRHA) after RA 
S IN  goes low, where tRpDL is the RAS IN to RAS delay time, tM  is the Row-Address 
hold time of the dRAM and tRHA is the Row-Address held from column select-time 
[130,131,132,133].
61
Bank Select 
(strobed by ADS) Enabled RASn
B1 B0
0 0 RAS0
0 1 RAS!
1 0 r a s 2
1 1 RAS*,
Table 3.2: Memory Bank decode.
At that moment, I was ready to proceed to the third and last level of the design process. 
At that stage, I was doing the actual design of the circuitry of each circuit board. The task 
was more involved and took longer, but was probably the most enjoyable. Following the 
design of each circuit broad, I breadboarded its circuitry on an experimental board. Then 
I tested it by using microcomputer development aids and appropriate test programs. My 
intention was to verify that the circuits were performing properly all the functions I 
designed them for. After making design corrections I retested it and so on. When all 
boards were ready, I began testing the prototype of the hardware system. At that stage, 
I had the opportunity to verify that each board interacts properly with the other one. 
The microprocessors interface to the external world through their pins that cany power, 
the clock and the signals by means of which the microprocessor intercommunicates. Even
Figure 3.6: Read cycle timing (mode 4 of dRAM controller [133]).
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Figure 3.7: Write cycle timing (mode 4 of dRAM controller [133]).
the most carefully designed and constructed system will rarely work properly when first 
powered up. Component failures, software bugs, wiring errors, unexpected noise 
interference, or uncaught errors in the design can cause system problems. To apply fault­
finding on the different components of the hardware system, the following checks should 
be performed.
The first things to check in the new system were the power supply terminals of the ICs 
and the power forms. A voltmeter used to check voltage levels and oscilloscope to 
examine the voltage waveforms. Voltages at all points, including the power supply output, 
card connections, and IC leads, have been tested. As all the power forms were within 
specified limit, it was thought that an error in the logic circuitry or the software was likely 
to be the problem. The first thing to check was the logic circuitry.
Static testing is a good first step in the logic troubleshooting process. Much of a system’s 
circuitry can be tested using a voltmeter, an oscilloscope(CRO), or a logic probe. All the 
IC components and the logic gates have been tested for open-circuits (dry joint, broken 
solder connection, loose IC pin in socket, broken component wire, wire connection failure, 
edge connector, crack in copper track), short-circuits (touching component wires, bridge 
across copper tracks, moisture), and faulty components. The following checks with a CRO 
performed quickly and simply. Confirm that there was bus activity on the address and data 
buses. The pulse activity on the address and data buses should be continuous. Also, the 
"floating" test on a data bus line was checked by an intermediate voltage level between 
OV and +5V. The CPU clock input should be examined- without it the CPU will not step 
through its fetch-execute cycle. Z80 provides its own clock generator circuits on-chip, but 
it still required the connection of a crystal to stabilize the frequency of oscillation. The 
clock frequency and the voltage level were checked. The processor must be initialized 
when we turn the power on. This is accomplished by providing at its reset input a pulse 
of appropriate duration. A reset pulse is also necessary if the CPU must be reinitialized 
while power is on. Figure 3.2 shows the circuit for the Z80 CPU reset of my system. 
When the power goes on, the capacitor C starts charging through the resister towards 
VCC=5V. The RC time constant determines how long it takes to reach the switching 
threshold of the reset input. It should be long enough to ensure that the CPU is held in 
the RESET state for sufficient time to allow its internal registers to be initialized 
correctly. Correct functioning of this circuit tested by pressing the RESET pushbutton,
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while monitoring the RESET input on the CPU. A logic probe was used for monitoring 
logic levels in the system under test. It was used to locate interconnection faults around 
the circuit board and to indicate fixed logic levels or pulse activity, thus confirming that 
the system kernel was active.
Furthermore, checkings of AC and DC electrical characteristics of ICs were carried out. 
The DC characteristics concern input and output signals after they reach a stable high or 
low level, while the AC characteristics the switching of the external interface signals from 
one state to another. The parameters I dealt with were input and output, low and high 
voltages and currents, which determine the amount of loading for a given logic family, 
and time intervals measured between signal transitions, which are given in the data sheets 
and specifications.
After static, dynamic testing was the second step in the troubleshooting process. 
Oscilloscopes allow actual waveforms to be tested and logic analyzers allow signals to be 
watched on a "1" and "0" basis. The latter is the most sophisticated tool for fault-finding 
for it examines and displays the operation of a digital system dynamically and in real 
time. It operates in one of two modes : "an acquisition mode”, where a number of 
channels from the system under test are sampled and the samples stored as digital 
quantities in consecutive locations in the analyzer’s memory, and "a display mode", where 
the counter free-rans and periodically steps trough each memory location containing data 
collected during the acquisition phase. It provides a snapshot of the state of the system 
under test over a period of time, it analyzes the activity on the buses and therefore, it 
determines whether or not the system is functioning correctly. From the observed data, 
the cause of a fault can frequently be localized.
One way of testing parts of a hardware configuration is to run various test programs that 
exercise the hardware in different ways. An extremely useful test facility to perform some 
basic tests on a "dead" computer is an EPROM memory. We load these programs to the 
memory via an EPROM programmer. It is possible to include several such test programs 
into a single debug-EPROM, which is entered on RESET (reset address for Z80 is 0000 
hex). The debugging software was based on short simple programs which helped me to 
know exactly what each piece of hardware should be doing at all times. I started by 
confirming correct operation of the CPU and its surrounding circuitry only. The CPU was 
forced to obey a dummy instruction (NOP) repetitively and correct operation was
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confirmed by monitoring the address bus lines. Once a computer was debugged to a 
semi- operational point, the troubleshooting became easier because the processor could 
help troubleshooting itself. If the microprocessor was working, but one of its interfaces.. 
was not, a test program that repeatedly sent data or retrieved data from that interface had 
been written and run. A logic analyzer had then been used to monitor input/output 
interaction and the error could be quickly found. Finally, the microprocessor was well 
suited to testing its own memory as well. By writing memory test patterns into memory 
and reading them back under processor control, bad memory bits could be identified and 
the diagnostic program could identify which memory IC was at fault. The flowchart for 
a zero test is shown in figure 3.8, and a chequerboard test has also been used for 
confirmation.
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Figure 3.8: Flowchart of RAM zero test program.
The small and low price of such a complete system makes it further attractive as well as 
having the opportunity of building it from scratch so that it may be moulded to many of 
my objectives, that give the greatest sensitivity. There, were the same kind of problems 
we generally face in digital design. However, when it came to memoiy design, such 
problems became far more serious because of the large number of dRAMs I dealt with. 
Because of that I spent a considerable amount of time performing a detailed timing 
analysis to acquire a really good overall system performance, as the latter comprises the 
main factor to obtain reliable data of soft error rate [134,135,136,137,138,139,140].
3.2. The System Software
The system executes some EPROM-based programs that acquire data, process them and 
transmit the results to the sRAM memories. The software routine is automatically 
initialized during system power-up beginning. Namely, these programs fill the memory, 
to be tested, with various bit patterns, mainly with either all "1" s or "0" s, check them 
for soft errors and detemiine the memory locations in which soft errors are detected.
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Figure 3.9: Block diagram of dRAM test set-up.
During the irradiation of  the dRAM, the programs check the memory for any changes
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Figure 3.10: Soft error detection flowchart.
from the original data repeatedly and, when an upset is detected, display the 
corresponding address and its contents via a logic analyzer, figure 3.9. Sometimes the chip 
under test is operated by the logic analyzer, which writes data patterns to the cells, 
compares the output data during irradiation, and produces maps showing failed memory 
cells. The contents of sRAM memories can be further processed after the end of the 
experiment. If an error is detected, the processor immediately rewrites the device and 
retests. If the error persists, it is considered to be a hard error. If the retest shows no error, 
the error is considered to be a soft error and is reported. Cells are reset and refilled after
the detection of the soft error, figure 3.10. Finally, because the memory interface circuits 
introduced propagation delays, which lengthened the memory access time, the software 
consists of some delay routines that introduce some "wait" states or use programming 
"counting" to obtain the desired timing result. During the operation of the test program, 
each cell is refreshed about every 4ms.
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Figure 3.11: The layout of the components of the 16k TI dRAM device used.
Figure 3.11 is a schematic of the layout of the Texas Instruments (TI) 16k dRAMs used 
in this work. All of the 16k dynamic memories tested are double level polysilicon design 
with aluminum metallization, (more details are given in chapter 4), and are divided into 
two memory halves separated on the chip by the sense amplifiers or decoders. The sense 
amplifiers in the centre are connected to the memory cells and the dummy cells via the 
diffused bit lines and are used to determine the state of an individual cell by comparing 
it with a precharged dummy cell. The decoders determine which word line and which 
sense amplifier are to be accessed. Buffer and control areas allow the device to 
intercommunicate with the outside world. The cell areas are divided such that one half of 
the memory referred to as the normal half, represents a "1" by a cell depleted of electrons 
and a "0" by a cell with a normal complement of electrons. The other half referred to as 
the inverted half, uses the inverse representation. Data in dRAMs is stored half in normal 
mode and half in inverted mode to randomize the single event upsets. Information
supplied from the manufacturers of the devices allows a determination of which addresses 
store data in an inverted way. Thus, from the address of each upset, the internal nature 
of the soft error, whether the bit flipped from 1 to 0 or 0 to 1, can be determined.
In conclusion, the system software contains sufficient information to identify the type of 
the failure, the memory block and the memory module, the expected and the observed 
data, and the bit address and pattern (0 to 1 or 1 to 0) of the error.
3.3. Soft Error Rate Factors
It is clear from the preceding discussions in chapter 2 that the susceptibility of a given 
device to alpha particle or other ionizing radiation induced soft errors depend on the flux 
and energy of ionizing radiation, the critical charge, the collection efficiency, the cell 
geometry and the target area, the incident angle and the operating conditions. All these 
factors, in turn, are a complicated function of the device design and technology parameters 
and the package type and composition. The dependence of the soft error rate (SER) on 
the above variables has been investigated and is presented below.
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Figure 3.12: The probability of dRAM memory cell upset versus the alpha particle 
energy [3],
Memory cells experience data changes when the amount of collected charge exceeds the
amount necessary to distinguish between a "1" or a "0", that is the critical charge, Qcril. 
The latter is a fixed small percentage of the total charge which can be stored in a cell. For 
a 16k or a 64k dRAM typical values of total charge stored in a cell (Qtot) is about
1,500,000 electrons, while of the critical charge (Qcril) is about 300,000 electrons and of 
the equivalence energy (Ecril) is 1.08 MeV. As Qcrit decreases, the probability of a soft 
error occurring rises dramatically (figure 3.12 [3]). Thus, the 1.1 million electrons 
generated by a 4 MeV alpha particle would only have to be collected with 30% efficiency 
in order to produce an error in a 16k dRAM device.
The collection efficiency is defined to be the ratio of carriers collected to the total number 
generated in the depletion region, is near unity in this region, limited only by the 
relatively small amount of recombination which occurs. It is a function of cell area, depth 
of generation, minority carrier lifetime in the p-region and depletion region dimensions. 
The effective electron collection volume depends on the depletion region dimensions and 
on the minority earner diffusion length. Solution of the diffusion equation indicates that 
efficient collection takes place only within a characteristic length, on the order of the 
linear dimensions of the cell.
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alpha particle energyMeV
Figure 3.13: Variation of SER with energy of alpha particles [4],
Since the alpha particle energy determines the number of electron-hole pairs generated in 
the silicon, the alpha energy spectrum is of importance in determining the fraction of 
alphas capable of causing errors. Figure 3.13 [4] shows a typical plot of SER against 
incident alpha particle energy.
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(a) (b)
Figure 3.14: Properties of alpha particles in silicon;
(a) Variation of specific ionization along the alpha particle track;
(b) Range-energy relationship of alpha particles [93].
The reason for the peak around 3 MeV is because, although the total number of electron- 
hole pairs created for a given alpha particle energy is constant, the ionization density 
(electron-hole pairs created per pm of track) increases steeply as the alpha particle loses 
energy, with about three times as much charge per pm being created near the end of the 
track as at the beginning for a high energy particle (figure 3.14(a) [93]). The rate of 
ionization is directly proportional to the square of the charge and inversely proportional 
to the energy of the particle. The total track length depends only on the initial energy of 
the particle and the particular material (figure 3.14(b) [93]). Thus, very low energy alpha 
particles do not have enough energy to penetrate the oxide and passivation layers and so 
can cause no harm. On the other hand, high energy alpha particles cause ionization and 
deposit their charge deep into the substrate and therefore, far away from the depletion 
region to create an error. Finally, alpha particles with medium energies lose some energy 
in the surface layers, but they reach the end of their track, which corresponds to the 
highest energy loss (peak of the Bragg curve), at depths near the sensitive regions of the 
device. Furthermore, the SER was confirmed to be directly proportional to the alpha 
particle flux, measured for over 8 decades of flux, from over 107 a/cm2h to less than 0.1
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a/cm2h, and for several test devices, as shown in figure 3.15 [3].
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Figure 3.15: Soft error rate versus alpha particle flux [3].
SER generally decreases with increasing supply voltage. The latter (VDD) controls the 
absolute charge in a dRAM cell. It also determines the difference in voltage between the 
cell and the comparison/dummy cell used to detemiine the cell state during read and 
refresh cycles. Thus, higher supply voltage means more charge is used to store a bit and 
therefore, fewer alpha particles can produce sufficient QcrU to cause a soft error.
Another soft error rate factor relates to temperature and refresh periods. At higher 
temperatures the time interval between refreshes decreases, so that a slight SER 
degradation could only be expected at cycle times close to the refresh limits (2-4 ms). On 
the other hand, extended times between refresh of a cell can result in a decrease in Qcril 
due to thermal generation of electron-hole pairs that gradually fill-up the potential wells. 
The area of a memory cell plays an important role in the estimation of the total "target 
area" and is also a factor in the collection efficiency. Large cells give a higher SER than 
small cells do for the same collection efficiency and the same Qcrit. But the size of a 
memory cell is tightly connected with the critical charge and thus, the ceaseless progress 
achieved toward denser memories and smaller cell sizes is expected to reduce the storage 
capacitances, resulting in a lower critical charge and hence, to increase the sensitivity to 
effects of collected charge.
INTENSE u S OURCES-  
S M A L L  C H A R G E
N A T U R A L  
o S O U R C E S L A R G EC H A R G E
E R R O R  R A T E  
E X T R A P O L A T E D  
B E C A U S E  T O O  L O W  
T O  BE M E A S U R E D
100-1 73
0* 30* 60* 90'
alpha particle angle,9
alpha path
/
bit lines
Variation w iih  angle of incidence
  4> — 0° parallel to b it lines
 4> — 90° normal to bit lines/
Figure 3.16: Variation of SER with angle of incidence of alpha particles [4],
The effect of an alpha particle entering at angles 0 other than normal incidence in 
combination with the geometry, composition and thickness of the passivation and the 
dielectric Si02 layers should be studied. The angle at which ionizing particles hit the 
surface of the device affects their attenuation passing through the above layers, their depth 
of penetration, the collection efficiency for generated carriers and the effective target area 
that the die presents to a flux of incoming alphas. Figure 3.16 [4] shows SER against 
angle of incidence of alpha particles. The explanation of the peak at 60° is similar to that 
of the peak in figure 3.13. At 0=90°, the alpha particles are stopped by the surface 
passivation layer before penetrating the silicon surface. At normal incidence, 0=0°, a large 
amount of charge is deposited into the substrate and for the intermediate values of 0 most 
of the charge is deposited in the sensitive region and so is more likely to cause an eiTor
3.4. The Response of the Hardware System to the Soft Error Rate Factors
The emphasis on the effect of alpha particle induced soft failures has been on memories, 
primarily dynamic NMOS memories. These devices have large fractions of chip area
[93,3,4].
devoted to the storage of small amounts of charge and have relatively high SERs. Among 
existing chip technologies, the following section will focus its attention on the SE 
sensitivity of the NMOS dRAMs, as the CMOS are expected to have low SE 
susceptibility, because of the low impedances to power supplies and of the use of sapphire 
substrates which greatly reduce the collection efficiency of generated electrons, and it will 
also discuss some of the important implications of the SE accelerated testing in evaluating 
the SEU vulnerability of dRAMs.
Semiconductor devices have SERs which depend upon device technology, geometry and 
manufacturer. Bearing this in mind, a diverse selection of memory device types was 
chosen, so that experience could be gained with a variety of different sizes, technologies 
and manufacturers. To investigate the relative sensitivity of several chips to alpha 
particles, soft failure data obtained using low intensity Am-241 alpha sources (~1 qCi and 
~2 pCi) on 16k, 64k (16kxl, 16kx4) NMOS dynamic RAM and 4k (4kxl), 16k (2kx8) 
and 64k (8kx8) CMOS static RAM devices made by various semiconductor vendors. In 
order to measure the effectiveness of a representative number of commercially available 
memory devices, it was necessary to develop methods of decapsulating these devices. As 
specific equipment is needed for this purpose and the whole procedure of decapsulation 
is extremely complicated, it was thought that it would be ideal if one could gain access 
to these devices before final assembly packaging. To achieve this aim, a relationship with 
two manufacturers has been established and hence, throughout this work decapsulated 
memory devices were used provided by ICL (International Computers Ltd) and TI (Texas 
Instruments) companies. The experiments were performed at room temperature by placing 
the alpha source directly over the decapsulated chip, so that the latter was exposed to 
alpha particles at all angles of incidence. The error rate was then measured by running 
suitable test patterns. Initial investigation was restricted to dynamic RAM samples from 
different vendors and then tests were conducted on sRAMs to determine whether or not 
they might be subject to SEs. Clearly, there was a considerable difference in the alpha 
particle sensitivities of different manufacturer’s products (table 3.3). As expected, an 
inverse correlation was found with die and cell size. Thus, the 16kx4 dRAM devices 
(4416-type, SER=4.1xlO'3 SE/bit/min) were found to be 4.02 times more sensitive than 
the 16kxl ones (4116-type, SER=10.2xl04 SE/bit/min). It, therefore, appears that the per 
bit SER in these devices scales exactly with the device size, i.e. 4:1. On the other hand,
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it was found that the dRAMs have higher magnitude SERs, while the sRAMs are 
significantly less susceptible to soft errors. In terms of memory microcircuits, dynamic 
RAMs turned out to be the most susceptible to such errors, because they contain, 
relatively, the smallest individual elements and operate on the smallest amounts of charge. 
The lower sensitivity shown in sRAMs is attributed to the use of the CMOS process. The 
cell is in a p-well with a potential barrier being formed at the interface between the well 
and the substrate, which helps by preventing alpha induced electrons produced below the 
well from reaching the sensitive device nodes. Moreover, the static RAMs do not have 
floating bit lines that appear to be one of the main sources of dRAM sensitivity. Another 
possibility is that the sum of all sensitive volume elements on an sRAM is less than the 
comparable total sensitive volume of a dynamic device. Finally, among the more dense 
dRAM devices used, it was shown that the 4416-type, 16kx4 one produced by TI 
exhibited the highest SER, which is in agreement with the results of similar research 
carried out at the UoSAT Spacecraft Engineering Research Unit, University of Surrey, 
U.K. [141]. As a result, it was decided that this type of 16k TI dRAM memory device 
seemed to be the most desirable for soft error sensitive applications and it was chosen as 
a specimen throughout this experimental work.
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dRAMs number of SEs sRAMs number of SEs
16k x 1 702 4k x 1 65
16k x 1 629 2k x 8 10
16k x 1 663 2k x 8 140
16k x 4 2937 2k x 8 259
16k x 4 3527 8k x 8 160
16k x 4 4110 — —
Table 3.3: Soft failure data for dRAM and sRAM components of different vendors.
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Figure 3.17: The bit map of a 16k dRAM showing the random distribution of the 
soft errors.
For evaluating the alpha sensitivity of a memory device, only the number of soft errors 
occurring is counted. However, the errors should be randomized to single bits and 
nonrecurring. Hence, for failure analysis the distribution of soft errors over the cell array 
needs to be known. Tvhis information can be obtained from a bit map showing the 
topography of the bit errors. If a constant flow of alpha particles is caused to pass through 
the entire area of the device, so that a random distribution of alpha particles results, there 
should also be a random distribution of soft errors among all the identical circuit elements 
that have the same sensitivity. Figure 3.17 is a representative example of the bit map of 
the 16k dRAM caused by alpha irradiation and sampled by the logic analyzer. The 
dividing line in the centre of the figure represents the boundary between the lower 8k and 
the upper 8k of the 16k cell array. In the real layout, the two halves of the cell array are 
separated by the sense amplifiers and the bit decoders. The soft errors gave a data pattern 
that was the complement of the initially loaded one. Within these constraints, there is no 
systematic evidence and the soft errors appear to be randomly distributed.
Having indicated how soft failures due to alpha particles can be identified, in order to test 
our hardware system, experiments that provide information upon the energy dependence 
of soft error rate and its relationship with the operating bias were performed by simple 
"accelerated tests". The 16k dRAM chips under test were irradiated with alpha particles 
emitted by an Am-241 alpha source of ~37kBq (or -lfiCi). This source emits alpha 
particles of energy of 5.486 MeV (85%), 5.443 MeV (13%), 5.389 MeV (1.3%), 5.513
MeV (0.12%) and 5.545 MeV (0.25%). The source was placed at a distance of about 1mm 
above the chip assuming negligible attenuation of alpha particles by air. The plastic cover 
of the device was removed in order to obtain easy access to the die. The alpha energy 
spectrum was measured by using a photodiode detector and a multi-channel analyzer 
(MCA), which was also used to measure the sensitivity of the chip, figure 3.18.
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Figure 3.18: Experimental set-up for alpha particle sensitivity measurements.
The photodiode was mounted in a vacuum chamber with a position variable platform for 
the source. A rotary pump is used to evacuate the chamber and the bias supply to the 
detector is provided via the interface box. Before taking any measurements, it was 
necessary to calibrate the instrumentation system. This can be done by using a pulse 
generator, normalized to the Am-241 main peak to test the linearity of the MCA. A 
system of switches and variable attenuators permits any desired pulse height to be 
obtained. Once the pulse height control is set to correspond to the Am-241 energy, 
appropriate adjustment permits the pulse peak to appear in the same channel as the Am- 
241 peak. The pulse height control is then calibrated in terms of energy. The incident 
energy of the arriving alpha particles was varied by controlling the pressure of the 
chamber. The measured energy dependence o f the soft error rate is shown in figure 3.19. 
Since the probability of creating a soft error is likely a strong monotonic function of the 
collected charge, one would expect to find a maximum in the SER. It is obvious that the 
SER is greatest when the alpha track end is near and below the depletion layer edge, 
because an alpha particle produces a large number of electrons at the end of its track.
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Figure 3.19: Variation of SER with alpha particle energy.
Since the charge stored in a dynamic memory can be varied by changing the storage 
capacitance or by changing the voltage, another experiment was performed to determine 
the relationship between the soft error rate and the device operating voltage (figure 3.9), 
which is shown in figure 3.20. As expected, the SER decreases with increasing supply 
voltage. An increase in the supply voltage of the device causes an increase in the cell 
charge and a change in the sense amplifier performance. The sum of these effects is to 
increase the critical charge, resulting in a declining error rate.
One more experiment was carried out to determine the angular dependence o f SER for 
alpha particles entering at angles other than normal incidence using the same experimental 
set-up as of the alpha energy sensitivity one. The angular dependence is important since 
it is expected that the non-orthogonal particle hits to lead to more charge generated in the 
sensitive area and hence, to an increase in the error rate. The SER as a function of angle
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Figure 3.20: Variation of SER with the operating voltage of the dRAM device.
has been measured and is shown in figure 3.21. The observed gradual increase in soft 
failures with increasing angle from normal incidence proves that the SER is indeed a 
strong function of collected charge. It has been indicated that the maximum number of 
errors is expected to arise from alpha particles impacting the die at angles 45°- 60°. This 
is because these particles striking the die from nearly a vertical angle generate the 
majority of the electron-hole pairs deep in the substrate, while particles striking the die 
at nearly horizontal angles deposit their charge on the top surface. Both cases have little 
effect on the device susceptibility. However, as a 5 MeV alpha particle has a range of 
about 24jim in silicon and the sensitive area lies within the first (2-4) |0.m of the device, 
an optimum angle is reached between the two extremes for the deposition of charge in a 
localized volume. The results presented here were taken on decapsulated chips and this 
means that the passivation layer has been removed. For memory devices with the 
passivation layer on, it is likely that the alpha particles will be attenuated at large angles. 
Finally, in each one of the above described experiments, the dRAM memories were tested 
for hard errors or damage after irradiation, according to the system software. All the data
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Figure 3.21: Variation of SER with incident alpha particle angle.
presented here correspond to soft errors observed in the devices and there is no evidence 
of hard errors after irradiation.
3.5. The Damage Effects of the Ionizing Radiation on the MOS Devices
This subsection addresses the effects of ionizing radiation on electronic IC systems. An 
MOS device exposed to an ionizing radiation environment typically suffers degradation 
in one or more of its performance parameters, such as a shift in threshold voltage, a 
decrease in gain and higher leakage currents, or even ceases to function properly. The 
principal ionization-induced damage mechanism in MOS devices results from the creation
of electron-hole pairs from the breaking of silicon-oxygen bonds in the Si02 insulator gate 
[142]. This produces the build-up of trapped positive charge (mainly holes) in the 
insulator and trapped negative charge concentrated at the insulator-channel interface 
(figure 3.22). In essence, the effects of ionizing radiation are due to total dose and dose 
rate, and are time dependent. These effects due to bond-breaking events have to be 
juxtaposed with those that can occur when atoms in a material structure are displaced 
from their original positions by the radiation (displacement damage), which cause a 
reduction in minority carrier lifetime in the silicon substrate. Since the properties of most 
MOS devices are not significantly affected by minority carrier lifetime, they are relatively 
insensitive to the damage caused by displacement events [143,144].
81
SiO,
+ VG°
Positive
Irradiation
Bias
Ionizing
Radiation
Metal
Oxide
Radiation-induced
Interface traps
Trapped 
hole charges
SI n-channel
c-h Pair 
Generation
Gate Insulator
Figure 3.22: Cross-section of a NMOS structure showing the ionizing radiation- 
induced degradation mechanisms.
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Figure 3.23: Schematic diagram of the ionizing radiation-induced effects in MOS 
structures.
The basic radiation-induced processes in a MOS device are indicated schematically by the 
stages of the diagram in figure 3.23. In detail, the ionizing radiation impinging on MOS 
structure produces electron-hole pairs in the gate oxide, which become available mainly 
as a result of the radiation induced bond fractures there. Some of the radiation-induced 
charge carriers recombine, dependent on radiation type and applied field, whereas most 
drift in the applied electric field or in the built-in field, if none is applied, toward the 
appropriate electrode (gate or silicon substrate). Being much more mobile than the holes, 
most of the electrons produced are rapidly swept out of the gate oxide and collected at 
the gate electrode, in times typically on the order of lps. The unrecombined relatively 
immobile holes become trapped in the Si02 gate insulator near the silicon channel 
interface for positive gate voltages, or near the Si02 gate metal interface for negative gate 
voltages. These trapped positive charges cause an initial negative shift in threshold voltage 
VT. However, over a period of time beginning at 100ns and extending to about ls at 
ambient temperatures, figure 3.24, but much longer at lower temperatures, the holes 
undergo a rather anomalous stochastic hopping transport through the oxide in response to 
any electric field being present. This hole transport process, which is very dispersive in 
time, depends on a number of parameters, including primarily applied field magnitude, 
temperature and gate oxide thickness, and to a lesser extent oxide processing methods. 
The relatively long-lived radiation-induced negative voltage shift AVX is the most 
commonly observed form of ionizing radiation damage in MOS devices [145,146]. 
Furthermore, the incident radiation induces Si02/Si interface traps, which usually capture 
electrons. These trapping states correspond to energy levels within the silicon band gap 
and their occupancy is determined by the position of the Fermi level at the interface. 
Generally, there can be both prompt interface traps, immediately after the onset of the 
ionizing radiation, as well as delayed interface trap build-up that continues for long 
periods of time at ambient temperature. Both these "fast" and "slow" negatively charged 
interface states are usually occupied by electrons, resulting in a positive threshold voltage 
AVt (fig. 3.24) [147]. For the n-channel MOSFET devices, at high dose levels, the 
threshold voltage VT begins to increase toward a value more positive than its initial value. 
This is called rebound or super recovery  (fig. 3.24) and it occurs because of the 
differing temporal behaviour of four competing mechanisms. The first is the trapping of 
holes in the gate oxide, producing an almost immediate negative shift of the voltage VT,
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the second is the much slower positive shift of Vx due to the accumulation of electrons 
in the Si02/Si interface states and the third and fourth are the annealing of the oxide and 
interface states, respectively. If the magnitude of the changes produced by these 
mechanisms is comparable, then the ultimate sign of the AVX will depend on dose rate 
levels, resulting in a complex behaviour of the devices with respect to the incident 
ionizing radiation parameters [148,149,150]. This implies that the amount of radiation- 
induced threshold voltage shift in MOS devices is a complicated function of the gate bias 
during irradiation, the insulator material and its thickness, the oxide processing and doping 
methods, the total radiation dose and the dose rate at which the ionizing dose is 
accumulated, the temperature of the device during irradiation, and the length of time, the 
bias and the temperature after irradiation [151,152].
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Figure 3.24: Time dependent threshold voltage shift, AVT, depicting rebound of n- 
channel MOSFET following ionizing radiation effects of bulk oxide 
(hole) trap density, Nox, and interface (electron) trap density, N1X [145].
Since the number of electron-hole pairs generated is directly proportional to the amount 
of energy absorbed by the device material, the total damage, in the form of trapped charge
or interface traps, is also roughly proportional to the total dose of radiation received by 
the device. The total dose is usually measured in units of rads(Si) or rads(Si02), a unit 
equal to 100 ergs absorbed per gram of the material specified. Radiation sensitivities of 
the ICs vary over a wide range. Radiation damage has been observed at ionizing dose 
levels as low as 1000 rad(Si), while corresponding hardened MOS devices have shown 
a measured tolerance after enduring as much as 107 rad(Si). With regard to MOS devices, 
NMOS is the least radiation-resistant, with failures occurring in the 0.7-7.0 krad(Si) range, 
for static and dynamic RAMs and microprocessors. Hardness development of such devices 
is proceeding and shows improvement into the 100 krad—10 Mrad(Si) regime. For this, 
a number of manufacturing steps are taken, which include the use of aluminum instead 
of a polysilicon gate terminal, very heavy impurity diffusion using ion implantation 
techniques to essentially double the field inversion potential, and fixed bias on the 
substrate, as opposed to allowing the substrate bias voltage to follow that of the internal 
bias generator [153,154,155].
3.6. Correlation of SER with Total Radiation Dose in dynamic RAMs
As dynamic memories increase in size and speed, the difficulties in testing them increase 
substantially. These difficulties are due to the necessity of functional interrogation of a 
complex chip, synchronization of the ionizing radiation with specific functional single 
events and the ability to diagnose and record the data. As feature size decreases, the cell 
size becomes comparable to the microscopic dimensions, where statistical variations in 
energy deposition are significant. There are two major ionization-response mechanisms 
in dRAMs which must be considered: the total dose damage and the single event upsets. 
For the total dose damage, the sensitive region is the Si02 insulator layer on the top of 
the silicon chip, while for SEUs it is the SEU collection volume, which includes the p-n 
junction depletion region, plus a diffusion length, and they are illustrated in figure 3.25. 
Even though the dRAMs are not permanently damaged by the soft errors, however, 
advanced circuits with small feature sizes would be more sensitive. Therefore, the 
question naturally arises whether the accumulation of a certain number of single events 
can result in a significant deposition of energy and changes because of total dose damage.
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As the latter builds-up over time, the operational characteristics of the individual 
components within the device may change resulting in alterations in SEU sensitivity with 
difficulty to obtain adequate statistical accuracy on the SER. Since both total radiation 
dose and soft errors are ionization effects, it is tempting to look for a correlation.
Sensitive Region For Total Dose Damage
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Figure 3.25: Total dose damage and SEU sensitive regions for an MOS dRAM.
The work reported in this investigation has used MOS dynamic Random Access Memories 
to study the effect of total dose exposure on the soft upset rate sensitivity. Since all MOS 
devices are mainly vulnerable to ionizing radiation damage, any type of penetrating 
radiation can be used for radiation tolerance tests. In most cases of device testing and 
characterization in the laboratory, exposure of a semiconductor device to the gamma rays 
from a Cobalt-60 source, which emits two characteristic gamma rays of 1.17 and 1.33 
MeV, is a popular and relatively inexpensive method of determining ionizing radiation 
damage susceptibility [153]. In a typical irradiator, a cylinder of Co-60, sealed in a steel 
jacket, is placed in a thick lead shield or concrete cell. On the other hand, previous work 
[156,157] had addressed the problem of damage equivalence in soft and rad-hard oxide 
MOS devices for different sources and energies of radiation. One can conclude from these 
results that particles with high stopping power, such as alphas and protons, are 
significantly less damaging than Co-60, due to different electron-hole recombination rates 
in the gate oxide layers. This appears to be because highly ionizing particles produce 
initial recombination of electron-hole pairs, reducing the number of holes reaching the
oxide/silicon interface where trapping occurs. The amount of recombination increased as 
the particle stopping power increased, thus producing higher ionization charge densities. 
Furthermore, these recombination effects have also been observed by other workers using 
MOS capacitors as test devices, which showed a dependence of trapped charge yield on 
incident particle angle and oxide field [158].
Thus, the radiation tolerance of dRAM devices has been evaluated by Co-60 testing. A 
total of three samples of the 16k (4416-type, 16kx4) TI dynamic RAMs were tested in the 
ionizing environment of a Co-60 gamma cell source, existing in the Department of 
Physics, University of Surrey, at a dose rate of 180 rad(Si)/s, to determine the total dose 
failure. Typically, the devices under test are electrically biased and are either monitored 
during exposure (in-situ) or characterized by removal from the cell at defined intervals. 
During these experiments, the latter experimental procedure has been followed and the 
NMOS dynamic memories were operated at the nominal supply voltage. In all tests to be 
discussed, all samples were decapsulated prior to the irradiation. Thermoluminescent 
dosimeters (TLD) were used to measure total dose. The device of the specific TLD 
material and thickness to be used depend on the specific application. When damage 
measurements are made on electronic devices at Co-60 gamma ray facilities and where 
the quantity of interest is Si or Si02 equilibrium dose, a good combination of materials 
is a CaF2:Mn TLD in an Al electronic equilibrium shield. Therefore, a manganese 
activated calcium fluoride TLD dosimeter, located on the device package, was used in 
these experiments, because it is the most sensitive to gamma rays and it is more sensitive 
than LiF, as its higher mean atomic number of about 16.5 is closer to that of silicon 
(Z=14) than LiF (Z=8.14). The ionization kinetics are a strong function of atomic number, 
so that the closer the TLD atomic number is to that of silicon, the more like the silicon 
dose characteristics the TLD absorbed dose will be.
Testing for alpha particle induced soft errors has been done by exposing the dRAM 
devices to an Am-241 alpha particle radiation source (5.486 MeV mainly, ~37kBq or 
~l|±Ci) and by using the hardware system previously described. A data pattern of all l ’s 
or all 0 ’s has been written into the memory devices for both the total dose and SER 
measurements. The usual SER experimental procedure has been followed; That is, filling 
the dRAMs with a data pattern, checking for correct filling, monitoring for any change 
during irradiation, storing the soft upsets and their memory locations, refilling and
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checking for hard errors, with a refresh period of 4ms. Devices were tested until they 
were not functioning properly, i.e. they could not retain any memory data pattern. 
Hence, the graphs shown in figures 3.26 and 3.27 are the results of Cobalt-60 exposure 
of two TI dRAM devices with power on during irradiation for total dose deposition and 
of both 00 and FF data patterns for soft error rate measurements.
Radiation Dose vs SER 
Device 1, 2krad (Si)
Figure 3.26: Alpha particle induced SER versus total dose exposure for a TI dRAM  
device (1) irradiated by a Co-60 source.
Although, both the devices were of the same type and of the same manufacturer, the first 
one was not functional after about 2 krad(Si), while the second one failed at about 4 
krad(Si). It can also be seen that the SER decreased with increasing total dose exposure
for both devices, but in different ways. In the first case, the FF soft upset rate was higher 
in the beginning but smaller later than the 00 one, while in the second case, the FF and 
00 soft error rates were approximately equal. Finally, figure 3.28 presents the results for 
a TI dRAM device, whose exposure to Co-60 source has been interrupted for two days 
in order to further investigate the influence of annealing mechanism on the observed 
decrease of upset sensitivity with respect to the total dose. Generally, the term "annealing" 
implies a recovery of the device characteristics towards their initial stages. It is commonly 
assumed that as a result of heating, an improvement in the device begins, and that the 
higher the temperature the faster is the improvement.
89
Radiation Dose vs SER 
Device 2, 4krad (Si)
Dose rad (Si)
Figure 3.27: Alpha particle induced SER versus total dose exposure for a TI dRAM  
device (2) irradiated by a Co-60 source.
Thus, after an irradiation of about 1 krad(Si), the experiment was broken off and the 
memory device was kept at room temperature during the two-days anneal period. It is 
obvious that some annealing took place because of the increase in SER after repeating the 
irradiation. However, carrying on the exposure resulted in a continued SER decrease and 
the dRAM ceased being functional at about 2.8 krad(Si) of total dose. An explanation of 
the unexpected decrease of SER with total dose exposure will be attempted in the 
following paragraphs.
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Radiation Dose vs SER 
2 days annealing, 2.8krad (Si)
Dose rad (Si)
Figure 3.28: Alpha particle induced SER as a function of total dose exposure
demonstrating the phenomenon of "annealing" for a TI dRAM device 
irradiated by a Co-60 source.
As discussed previously, ionizing radiation causes significant changes in the operating 
characteristics of MOS devices by the creation of positive oxide-trapped charge and
interface states in the silicon dioxide-silicon interface. The device field applied across the 
oxide in these devices during irradiation has the dominant effect on the above radiation 
effects introduced, with positive fields, positive voltage applied to the gate electrode, to 
cause the worst case damage. Oxide-trapped charge causes a negative shift in capacitance- 
voltage (C-V) characteristics and transistor threshold voltages, while interface states cause 
a stretching distortion in the C-V curves of an MOS capacitor. Needless to say, radiation- 
induced threshold voltage shift is of prime concern in the functional operation of NMOS 
dRAMs in the radiation environment of this study. The n-channel threshold response of 
the dRAMs can be more complicated, often shifting in the negative direction initially and, 
as total dose increases, eventually turning around and shifting in the positive direction as 
the compensation of positive oxide-trapped charge by negative interface trap charge 
becomes more important. The details of these changes depend upon how the transistors 
were fabricated, upon the bias conditions during irradiation and upon the quality of the 
Si02. Therefore, it is suggested that the decrease in SER for these NMOS dRAM devices 
as a function of total dose exposure is primarily due to a net negative threshold voltage 
shift. As dose is accumulated, a positive charge is build-up at the Si/Si02 interface under 
the gate oxide region, where the storage capacitor is located. As a result, the charge 
storage capacity is increased in the storage cells, which will make it necessary for more 
charge to be deposited by an incoming alpha particle to result in a SE creation. This 
explanation is mainly based on the assumption of a net shift of the C-V curves in the 
negative direction, which in turn strongly depends on the number of the radiation-induced 
interface states. The latter, however, is very sensitive to the defect structure of the oxide 
and hence, to the method of preparation and processing of the oxide, which comprise 
commercial information that is not accessible. Furthermore, the most straightforward way 
of detecting the super recovery (rebound) effect is an indirect measurement of the 
threshold voltage. However, no general methods exist for NMOS devices. For dynamic 
NMOS, especially, only a restricted number of dc measurements can be done; such 
circuits multiplex many of their pins, which further complicates the measurement problem. 
Finally, because of the variation in sensitivity of different types of cells within the dRAM 
array, the corresponding ionizing dose damage can mask single event upsets in the device. 
This can be inimical to the SER measurement, since parts of the device can fail because 
their ionizing dose threshold has been reached first, resulting to a saturated SE cross
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section. That is, when all incident alphas are capable of producing upset and no increase 
in upset rate is seen.
The threshold voltage shift may also affect the precharge voltage generator which plays 
a crucial role in the functioning of the differential sense amplifier. So, if the output of the 
precharge voltage generator shifted, due to the threshold voltage shift, the discrimination 
of the sense amplifier, that determines if the dRAM cell stored a logic " 1" or a "0", would 
be degraded. The change in precharge voltage due to a shift in threshold voltage is 
difficult to predict without knowing the details of the precharge voltage generator circuit. 
Increases in leakage current are also caused by the build-up of trapped charges. The 
NMOS positive gate voltage sweeps the holes away from the gate toward the gate oxide- 
channel interface, adding to the positive charge states in that vicinity. Further, such 
positive charges produced in the NMOS field oxide, i.e. in the oxides other than gate, 
where the NMOS transistor is formed, can turn on normally inverted silicon beneath them 
to produce leakage currents. Since the ionizing radiation increases the transistor’s leakage 
current, it might also affect the refresh cycles of the dRAM devices which, in turn, 
influences the discharging of the memory’s storage cell capacitor, and hence, the SER 
measurements.
These currents and the failure level of the devices as well are temperature-dependent. 
Even the complicated annealing mechanism of such memory structures is governed by the 
transport of radiation generated holes, which has been shown to be strongly temperature 
dependent; in addition, the build-up of the interface states has been shown to be inhibited 
at lower temperature. So that, standard temperatures are important during the experimental 
procedure. However, in this study, this is not the fact, as the same experimental conditions 
were not kept for the total dose exposure and the SER measurements. On the other hand, 
the measured device response to a given total dose of radiation can depend upon the dose 
rate at which the radiation is delivered. But, the luminescent readout from the TLDs 
corresponds to the total energy deposited in the TLD, as the incident particles are slowed 
down in their transit through the dosimeter. Further, the TLD provides only the 
cumulative dose, can only be read after the exposure and cannot report dose rate and store 
the accumulated dose as a function of time simultaneously. The dose rate information, 
therefore, cannot be obtained. The threshold voltage shift is proportional to the radiation 
dose deposited in the oxide layer and is the basis for using MOSFETs as dosimeters.
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Experiments have demonstrated that the Radiation-sensitive metal-oxide-silicon field-effect 
transistors (RADFETs) provide a convenient method for the continuous monitoring of 
total dose and offer unique possibilities as real-time dose monitors [159]. Thus, it is felt 
that in-situ experiments (simultaneous total-dose exposure and SER measurements) using 
RADFET as a dosimeter will give more reliable measurements and will facilitate the 
correlation of SER with total dose damage in dRAM devices.
Reviewing the situation, it is well established, first, that ionizing radiation effects on 
dRAM devices may be dose rate and time dependent. That is, the effect observed for one 
dose rate and time of measurement may be significantly different from the effect observed 
for arbitrary dose rate and time measurement. Thus the reason, maybe, that the total dose 
failure levels were seen to exhibit a different range of values for the memory devices of 
the same type and of the same manufacturer of this study. Secondly, the time-dependent 
presence of negative and positive threshold voltage shifts introduces two different circuit 
failure mechanisms and adds to the complication of interpreting the device data. Finally, 
the radiation tolerance of the memory devices depends to a large extent on manufacturing 
process parameters such as oxide quality and thickness and heat treatments. In order to 
achieve, therefore, consistent results in testing a dRAM device, it is necessaiy to fix and 
control as many of the test parameters as possible, including the dose rate, bias 
configuration of the circuit, time and bias between irradiation and test and temperature. 
Consideration must be given to the details of the transistor and capacitor response to the 
radiation environment and of the circuit design sensitivities.
3.7. Conclusion
It has been shown from this research that reliable measurements of soft error rates can be 
carried out with the experimental microprocessor-based system developed. It is evident 
that as the fundamental mechanism of soft error production results from the passage of 
ionizing radiation, dRAMs may be used as heavy charged particle detectors. At present 
this work demonstrates that the dynamic memories can detect alpha particles with 
efficiencies which depend on a large number of factors, and the initial system tests 
provide information upon soft error reading rate, the incident particle energy and angle
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dependence of the soft error rate and the soft error operating bias relationship. These 
findings highlight the usefulness of such a device as a radiation sensor.
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C H A P T E R  4
Development of a Position Sensitive Detector Using SEUs 
in dRAM Devices
4.1 The dynamic RAM as a Charged Particle Detector
It is already common knowledge that the exposure of dynamic MOS RAMs to ionizing 
irradiation is liable to cause soft errors. Alpha particles, in particular, can cause single 
event upsets in dynamic memory devices through their high ionizing rate. This mechanism 
can be used to inject disturb charges into a device, thus enabling determination of the 
internal integrity of the device. A physical model of these random, non-recurring, single­
bit errors has already been described and involves the generation of electron-hole pairs 
along the trajectories of energetic heavy charged particles traversing the device. If a 
critical charge is collected within some sensitive volume element, the logical state of the 
element can be altered. Since electron-hole pairs are the track of the passage of ionizing 
radiation, the possibility of using dynamic RAMs as particle detectors follows 
accordingly. The alpha particles have ranges comparable with current device dimensions 
and can create numbers of electron-hole pairs comparable to the number required to upset 
data in dRAMs, so that the latter are suitable as alpha particle detectors. Further, the 
dimensions of the sensitive volume of the individual circuit elements are on a microscopic 
scale, of the order of microns to tens of microns, and each advance in technology results 
in reduction of both the dimensions of the sensitive volume and the charge needed for an 
upset to occur. This sensitivity of memory devices to soft errors caused by ionizing
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radiation means that dynamic RAMs can be used as h ig h ly  e ff ic ie n t , s p a t i a l l y  r e s o lv e d ,  
lo w  c o s t  h e a v y  c h a r g e d  p a r t i c l e  d e t e c t o r s.
The dRAM has particular characteristics that cause it to be used as a particle detector. 
This memory based sensor under consideration is a simplified silicon semiconductor 
detector with its inherent very h ig h  s p a t i a l  r e s o lu t io n . It is, by its very nature, m in ia t u r e  
consisting of a large number of identical cells with micron and sub-micron dimensions. 
The sensitive volume of a dRAM is a storage node which is in effect an addressable 
capacitor, so that the basic memory cell is very small and a very dense array can be made 
using these cells. Moreover, it can take advantage of the significant cost and size 
efficiencies available with the VLSI circuits used in computer memory cell design. 
Dynamic memory is the one with the highest volume production in the semiconductor 
industry, so that the c o s t of the specific sensor brings it to be m u c h  lo w e r than that for 
any special purpose nuclear detector. DRAMs have a lower cost per bit than memories 
with less compact arrays. Further, with the advent of designing the memory chip to run 
on a lo w  v o l t a g e  p o w e r  s u p p ly , typically 5V, no high voltage supply is needed. Finally, 
as a memory based chip, it can be e a s i ly  in t e r f a c e d to a microprocessor or a 
microcomputer for the control and recording of real time continuous data. On the other 
hand, at this approach of data handling, the d a t a  i s  d ir e c t ly  a c c e s s ib l e  in  a p p r o p r i a t e  
b in a r y  f o r m , while the most modern radiation detection systems need specific electronic 
circuits to convert the output signal of the detector into a format legible for computer data 
processing. All these features are potential advantages in rendering dRAMs of remarkable 
interest as charged particle detectors.
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Figure 4.1: DRAM areas sensitive to alpha particle irradiation.
Single event upset susceptibility depends on the exact details and design of the 
semiconductors memory device. The ability to isolate and study these upset sensitive 
elements can result in a better understanding of the basic SE mechanism involved. The 
electron-hole pairs created in the depletion region of a memory cell, formed below the 
source at the junction of the inversion layer and the substrate, or adjacent to it are 
collected as a false transient bit of information. However, many areas of a dynamic 
memory circuit are vulnerable to radiation upset in varying degrees. Figure 4.1 shows a 
schematic representation of the sensitive areas of dynamic MOS RAMs. If an alpha 
particle interacts with a storage cell or selected bit line, binary "Is" can be changed to 
binary "Os". If an alpha particle interacts with a dummy cell or the unselected side of the 
bit line, "Os" can be altered to "Is". Both types of data changes can occur following 
interaction with the cell transistor, intercell spaces, sense amplifier or peripheral circuitry 
such as decodes and clocks. All these areas are sensitive to alpha radiation to a greater 
or lesser degree depending on the length of time that they float at high potential in a 
memory cycle, on what critical area they occupy and on their probability of collecting 
minority charge carriers. Depending on the kind of analysis, binary "0" errors, or binary 
"1" errors or both should be evaluated. It is suggested that these specifications can have 
advantageous benefits in the field of radiation detection. Therefore, the development of 
a radiation position sensitive detector employing a dRAM as a sensor is investigated.
4.2 Internal Structure and Chemical Composition of the dRAM Device
A dynamic Random Access Memory is a semiconductor memory, which stores a bit of 
information as a charge on a capacitor. It mainly consists of an array of cells, roughly 
capacitors, which have historically been placed horizontally beside a single transistor. 
These devices are fabricated using metal-oxide-semiconductor (MOS) technology, but 
there are in use a large number of variations in processing and device configurations. The 
dRAM as an integrated circuit is composed of an active device area covered by a 
relatively thick passivation region and a dielectric Si02 layer. The aim of this study is to 
explore the feasibility of using dRAM as a position sensitive detector. In order to do this, 
it is necessary to become familial- with the internal construction and operation of the
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dRAM devices, and in particular the specific device used. To achieve this target, the 
materials and the thicknesses of the layers above the storage cell and the internal 
topography and elemental composition of a dRAM storage cell must be known. Therefore, 
it is indispensable to apply some knowledge of the device structure by implementing 
instrumental analytical diagnostic techniques in order to determine the morphology and 
chemical analysis of the dRAM device used.
The microelectronics industry uses a broad range of materials characterization methods 
in the evaluation of device structure and composition. The choice of characterization 
method applied will be determined by the nature of the specimen and the type of 
information sought. Characterization methods can be roughly grouped into these that 
provide imaging capabilities and these that provide compositional information. 
Nevertheless, many of the methods applied are capable of providing both types of 
information simultaneously. Most thin-film analytical methods use photons, electrons or 
ions as a probing species and rely on the detection of a secondary species emitted as a 
result of the interaction with the probing species. The detected species may or may not 
be of the same type as the probing species. The thicknesses of the individual layers 
comprising the microelectronic device are typically l\xm or less, and the total thickness 
of the active region (doped substrate, metallization, dielectric and passivation layers) of 
a completed device is of the order of a few micrometers. This active region is fabricated 
on an inert substrate with a thickness of several thousand micrometers. Thus, to obtain 
analytical information from the active device layers, techniques must be used that either 
specifically excite the region of interest or are limited in their information depth by the 
strong interaction of the probing or detected species with matter. Photons, electrons, and 
ions all interact strongly with matter over certain energy ranges. Consequently, a variety 
of surface-sensitive techniques have been developed and are available for application in 
the analysis of semiconductor devices. It should be mentioned that many of the thin-film 
methods used are qualitative techniques; that is, they must be calibrated against standards 
to provide quantitative information. Therefore, one of my first steps in these diagnostic 
efforts was the examination of the shapes of relevant features and the estimation of the 
thickness of the various layers by making use of Optical Microscopy, Scanning Electron 
Microscopy (SEM) and Transmission Electron Microscopy (TEM). In succession, this 
research was further extended to the chemical analysis of materials used in the dRAM cell
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by applying x-ray Microprobe Spectroscopy and Secondary Ion Mass Spectroscopy 
(SIMS). All the above facilities are available at the Microstructural Studies Unit, 
University of Surrey [160,161,162,163].
The experimental procedure of this part started by using first Interference Contrast 
Optical Microscopy. With this method, surface features of different elevations appear as 
different shades of grey. The microscopic images contain contrast effects that depend on 
differences in optical path length caused by changes in the geometrical profile of the 
surface. The decapsulated 16k TI dRAM device had to be carefully prepared. The latter 
involved complete removal of the plastic packaging material and of the pins of the chip, 
so that a flat surface was obtained to allow the lens to be placed exactly upon it. Thus, 
views of the top surface of the active area were taken and two of them are shown in 
figure 4.2, where one can see part of the memory array of cells (a) and of the sense 
amplifier (b) of the dRAM device.
However, as one could not get any in-depth information from these photographs, the 
second phase of this study proceeded by applying Scanning Electron Microscopy to reveal 
the internal structure through accurate measurements of the individual layers which exist 
in a dRAM cell. SEM is a standard analytical method in VLSI laboratories, mainly 
because it provides increased spatial resolution and depth of field compared with optical 
microscopy, and because chemical infonnation can be obtained from the x-ray spectra 
generated by electron bombardment. The image in the SEM is formed by the simultaneous 
detection of secondary electrons generated by raster scanning a focused electron beam 
over a sample. In the first part, photographs illustrating top surface views of the active 
area of the decapsulated dRAM chip were taken, figure 4.3. Photomicrograph 4.3(a) 
depicts a fragment of the dynamic RAM array of cell after all overlayers have been 
removed. The horizontal lines are the word lines, while the vertical ones are the bit lines. 
This particular dRAM cell at the intersection of a word and bit line consists of one MOS 
access transistor plus a storage capacitor. Micrograph 4.3(b) shows the whole active area 
of the dRAM device used. The information that one can get from the SEM micrographs, 
in combination with these from the optical microscope, results in figure 4.4 which 
elucidates the functional division within the chip. The chip is organized internally as two 
128x256 balanced arrays with both column decoders and sense amplifiers located in a row 
through the centre of the array. To maintain a balanced configuration, each column decode
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(a) MEMORY ARRAYOF CELLS
SENSE AMPLIFIERS
(b)
Figure 4.2: Photographs of the surface of the dRAM taking by an optical microscope 
and showing the memory cells (a) and the sense amplifiers (b) of the 
device used.
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F i g u r e  4 . 3 :  S E M  p h o t o m i c r o g r a p h s  o f  t h e  1 6 k  d R A M  d e p i c t i n g  p a r t  o f  t h e  m e m o r y
a r r a y  ( a )  a n d  t h e  w h o l e  a c t i v e  a r e a  ( b )  o f  t h e  d e v i c e  u s e d .
circuit is divided into two parts on either side of the sense amplifiers.
Peripheral memory buffer circuits translate requests to read from or write into specific 
memory cells signals for the corresponding word and bit lines. The bonding pads are also 
labelled for reference.
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Figure 4.4: Functional division within the 16k TI dRAM chip.
In the second part of this study, because of the necessity of in-depth information, the 
decapsulated dRAM specimen had to be longitudinally cross-sectioned by means of a 
diamond saw and to be polished by using suitable chemical liquids to delineate regions 
of interest, before its examination in the SEM. The results from this attempt are illustrated 
in figures 4.5 and 4.6. The close examination of all the SEM photographs allowed the 
revelation of all the aspects concerning the internal organization map of the particular 
dRAM device. First, it was confirmed that the dRAM device used was an n-channel 
double level polysilicon cell with diffused bit line. Second, it was identified that the top 
layer is the metallization, word line, which makes contact with the first poly silicon gate 
electrode through a contact hole. The first polysilicon layer forms the access transistor and 
overlaps the second polysilicon layer which acts as the upper capacitor plate. Both 
polysilicon layers are shaped within a thick Si02 region, while a Si02 film also exists in 
between them. The storage capacitor is built into the chip and is made up of a thin layer 
of silicon dioxide as the dielectric. Further, the bit line is diffused and is formed within 
the region between two adjacent cells, if the latter are placed back-to-back, otherwise this 
is the n+-region. Finally, a very thin layer of Si02 is present exactly upon the polysilicon 
layer to reduce the interactions between the metallization and the polysilicon layers.
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Figure 4.5: Low magnification photomicrographs obtained by the SEM  at 20kV 
delineating the internal features of a dRAM memory cell.
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Figure 4.6: High magnification photomicrographs obtained by the SEM  at 40kV 
illustrating the internal structure of a dRAM memory cell.
Moreover, an investigation of a vertical cross-section of the dRAM device has been 
attempted and is shown in figure 4.7. The latter points out not only the depth of the front 
face of the poly silicon layers, but also the field oxide area, which electrically isolates the 
memory cells of the device. Eventually, the micrograph in figure 4.8 portrays the 
repetitive pattern of the cells in the dRAM memory array.
The second step of this work involved the measurement of the thicknesses of the 
individual layers that compose a dRAM memory cell. Apparently, the SEM photographs 
lead to unsharp interfaces because of their noise. Thus, it was thought that Transmission 
Electron Microscopy would solve this problem, as it provides the capability to achieve 
high spatial resolution imaging of semiconductors structures. The TEM utilizes the 
information contained in high-voltage electrons after transmission through a thin-film 
specimen of interest, and forms an image that displays morphological and crystallographic 
features of the film components.
Difficulties in sample preparation were the main limiting factor in TEM application that 
were encountered. One difficulty was preparing a sample that was sufficiently thin for 
TEM study. This technique requires that specimens be thinned to electron transparency, 
typically with thicknesses of 10 to lOOnm. Another difficulty was tha t, after a thin-film 
sample was prepared, the morphological features of interest should be present in the 
thinned region. To overcome these obstacles, the creation of electron-transparent TEM 
dRAM specimen involved the careful application of mechanical grinding, chemical etching 
and ion milling to achieve the required degree of thinning and was carried out 
successfully in the Semiconductor Laboratory of the Physics Department, University of 
Surrey. The TEM study of such a sample provided information on the relationship among 
the multiple memory layers as well as information on the shapes of steps created by edges 
and contacts in the dRAM memory cell. Indeed, the photographs in figure 4.9 reveal all 
the internal features of the dRAM cell in every detail and allow accurate thickness 
measurements to be done by means of a micrometer, simply because the magnification 
is very high. The layers and their thicknesses are the following: metallization, (0.946)\lm; 
Si02 dielectric layer, (1.600)\im maximum depth, and (1.050)\im minimum depth; first and 
second polysilicon layers, (0.430)\im; oxide between polySi layers, (0.112)\im; field oxide, 
(0.595)\xm; gate oxide-capacitor, (186)A; and gate oxide-transistor, (382)A. As a last
105
Figure 4.7: SEM  photomicrograph of the vertically cross-sectioned dRAM  device at. 
40k V.
F i g u r e  4 . 8 :  S E M  p h o t o m i c r o g r a p h  o f  t h e  d R A M  m e m o r y  a r r a y  a t  2 0 k V .
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Figure 4.9: TE M  photographs elucidating the internal layers of the dRAM memory 
cell.
observation of these photographs, it is pointed out that the Si02 that forms the capacitor 
dielectric and the transistor is not uniform.
In addition to providing morphological information, many scanning electron microscopes 
are equipped with energy or wave-length-dispersive x-ray (EDX or WDX) detectors and 
provide the capability for chemical microanalysis of specimens by x-ray spectroscopy. 
Energy-dispersive spectroscopy uses a solid-state detector for x-ray detection, while 
wavelength-dispersive one relies on the use of diffraction grating to disperse the incoming 
x-ray. In principle, all elements, with the exception of hydrogen, can be detected by x-ray 
spectroscopy. Qualification of x-ray spectra can be achieved by comparing peak intensities 
in the unknown with these generated from a set of standards of known composition. 
Therefore, implementing the x-ray microprobe analysis technique, it was confirmed that 
the top metallization layer consists of aluminum and the polysilicons of monoelemental 
Si in a crystalline form and are heavily doped with phosphorus, whose concentration is 
found to be 0.38wt% for each of the polysilicon layers. Further, the bit line is made up 
of diffused phosphorus in the concentration of 0.1 wt% and the n+-region consists also of 
phosphorus in low concentration. Finally, the x-ray spectra obtained affirmed the presence 
of oxygen in the insulating layer, as it was expected and also precluded the presence of 
arsenic, antimony and gallium.
Secondary Ion Mass Spectroscopy is also used for the high-sensitivity chemical analysis 
at surfaces, thin films and interfaces of semiconductor material structures. In the SIMS 
experiment, the secondary ions are detected using an energy-filtered mass spectrometer. 
The sensitivity of SIMS depends on the volume of sampled material, the ease of formation 
of the secondary ions, and the instrumental factors that determine secondary ion detection 
efficiency and background signal levels. Specific applications of SIMS include the 
characterization of implant and diffusion profiles, the detection of low-level concentration 
species, the depth profiling of multi-layer structures, and the characterization of thin-film 
reactions. Indeed, by applying SIMS as the last method of this study, it was achieved not 
only to detect impurities present in the memory cell, such as boron, but also to verify the 
pre-observed results. The net profit from the utilization of SIMS was the detection of I0B 
and11B into the silicon substrate, underneath the gate oxide where the capacitor is shaped, 
and a rough estimation of the ratio of their concentrations is found to be of the magnitude 
of 0.25 using the secondary ion yield without the aid of standards.
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Figure 4.10: Schematic cross-section of a memory cell showing the internal features 
of the 16k TI dRAM device used.
Reviewing the situation and correlating the information obtained by all the above 
implemented analytical techniques results in the figure 4.10, in an attempt to give a 
complete picture of the dRAM cell, which portrays the internal features, in combination 
with their thicknesses and their elemental composition of the memory cell.
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4.3 Internal Topology and Address Decoding of the dRAM Device
To properly test a dynamic random access memory a detailed description of the internal 
topology and address decoding of the device is required in order to run complex disturb 
patterns and to optimize testing procedures.
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Figure 4.11: The functional block diagram of the 16k TI dRAM used [164].
The functional block diagram shown in figure 4.11 depicts the 16kx4 TI dRAM internal 
topology. Within this particular memory device, the six highest order latched internal 
column addresses select one of 64 sense amplifier banks which activate four adjacent cells 
within the selected row. The data to or from these cells is carried along four Input/Output 
(I/O) lines. However, the specific device has no multiplexer circuitry on the data I/O lines. 
Instead all four lines are buffered and brought out to external pins. The fact that data is
presented in 4-bit wide words must be taken into consideration when developing cell 
pattern sensitivity test algorithms. One feature that should be noted is the inclusion of an 
output enable, G. With common I/O, data must be latched in order to avoid bus conflicts 
unless an early write signal can be provided. Since most processors do not have this early 
write capability, the output enable pin has been included on the dRAM used. This feature 
precludes the need for an output data latch and makes the late-write operation possible. 
In addition, G provides read-modify-write operation. Another key point is the 8x6 (rowx 
column) addressing scheme. Using half as many sense amplifiers provides lower power 
dissipation and reduced system cost with improved reliability. Finally, cell placement on 
the bit line can have a significant effect on the bit-line capacitance and on the position of 
the access lines from the bit-line decoders. Figure 4.12 illustrates the alternating cell 
layout along the bit-lines of the double polysilicon 16K dRAM. The cells alternate, but 
share a common contact point on the bit-line. Alteration tends to balance out bit-line 
capacitance variations due to mast-to-mask misalignment. Further, this arrangement has 
significantly reduced bit-line pitch resulting from locating the word-line contact hole over 
the capacitor electrodes. Thus, it gives a bit-line-to-word-line pitch ratio of about 2:1. Bit 
lines, sense amplifiers auu word-line decoders should be efficiently laid out to meet these 
dimensions. With the alternating cell layout, however, the decoders are placed next to the 
sense amplifiers between two halves of the cell arrays, figure 4.11.
Ill
Figure 4.12: Alternating cell layout of the double polysilicon dRAM device.
Before a particular memory cell location can be accessed, it is necessaiy to know the 
internal addresses corresponding to the actual physical memory cell locations. These are 
frequently different from the addresses applied to the external address pins of the device. 
An address decoder scrambler provides the conversion from the external address to the
internal one. A transformation must be made in accordance with the logic diagram from 
internal rows and columns to external addresses. A bit map then relates an external 
address location to an internal physical location on the chip. This information is required 
for testing the device, since it is necessary to test for interactions between physically 
adjacent cells.
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ROW PACKAGE COLUMN
INTERNAL BINARY PIN PIN BINARY INTERNAL
ADDRESS WEIGHT NAME NUMBER WEIGHT ADDRESS
RA7 2? A7 10
RA6 26 A6 6 25 CA5
RA5 25 A5 7 24 CA4
RA4 24 A4 8 23 CA3
RA3 23 A3 11 22 CA2
RA2 22 A2 12 21 CA1
RA1 2l A1 13 2° CAO
RAO 20 AO 14
Table 4.1: 16k TI dRAM address bit significance.
Therefore, table 4.1 shows the true address bit significance for the particular dRAM 
device. This information can be used in conjunction with figure 4.13 to write various data 
patterns to the array. Also, a portion of the cell layout is shown in figure 4.14. The cells 
are arranged so as to maximize the cell size within the available area, with the address 
of each cell labelled as (R,CD), where R is the internal row address, and CD is the 
internal column/databit address. It should be mentioned that the column/databit addresses 
are not the same as the column addresses, but rather increment four times faster. To 
convert from column/databit to column address simply divide the column/databit address 
by four and then add one to the remainder. The resulting quotient is the column address 
and the remainder plus one is the databit. Cells that surround any one given cell are called 
neighbouring cells or neighbours, and are considered here for their degree of influence. 
There are two types of neighbours: near and nearest. Nearest cells are adjacent to a given 
cell and are not separated by any silicon processing from that cell. For this reason, nearest 
neighbours have the greatest influence. Near neighbours are adjacent to but separated by 
the bit line diffusion from a given cell. Near neighbours have a lesser degree of influence 
on a given cell than do nearest neighbours. The algorithm for finding near and nearest 
neighbours is given below.
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Figure 4.13: 16k TI dRAM array bit map.
Figure 4.14: Upper and lower array cell topology o f 16k TI dRA M  device [165].
Let (R,CD) represent any cell location where R is the row address and CD the 
column/databit address. If row and column addresses are either both even or both odd, 
then:
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Row Address < 7FH Row Address > 80H
Nearest Neighbours
R-2 CD+1 R-2 CD-I
R+0 CD+1 R+0 CD-I
Near Neighbours
R-2 CD+0 R-2 CD+0
R+2 CD+0 R+2 CD+0
R-l CD+2 R-l CD-2
If row and column addresses are neither both even nor both odd, then:
Row Address < 7FH Row Address > 80H
Nearest Neighbours
R+0 CD-I R+0 CD+1
R+2 CD-I R+2 CD+1
Near Neighbours
R-2 CD+0 R-2 CD+0
R+2 CD+0 R+2 CD+0
R+l CD-2 R+l CD+2
It is also necessary to know the internal data polarity before a test program can be 
written. If balanced sense amplifiers are used on a dynamic RAM, then the data on one 
side of the sense amplifiers must be stored at an inverted polarity from that on the other 
side. This inversion must be known in order to write all bits to the same internal state. 
Hence, it should be pointed out that the above algorithm changes for each half of the 
array due to the fact that the top half is laid out as the mirror image of the bottom half. 
Data in the top half of the array, as shown in figure 4.13, is stored in inverted form with 
binary "1" indicating absence of charge, while data in the lower half is stored in true form 
with binary "1" indicating presence of charge. Therefore, row address bit seven is the bit 
which selects between true and inverted array. This may be transformed using a suitable 
circuit to compensate for this internal data inversion [164,165].
4.4 Circuit Contributions to the Creation of Soft Errors in dRAM Devices
Although the susceptibility of a particular dRAM device to alpha particles is a 
complicated function of package and circuit design, two factors are most important: the 
small amount of charge in a memory cell, which distinguishes a "1" from a "0", and the 
bit lines connected to sensitive amplifiers. It was unforeseen several years ago that the 
diminishing charge and current levels in devices had become comparable to the generated 
charge and current impulses produced by a single alpha particle. But, radiation-induced 
soft errors are a result of a physical process. Soft errors produced by system noise, voltage 
marginality and pattern sensitivity have long been known to exist, but these can be 
substantially reduced through standard noise-reduction techniques. Radiation-induced 
errors, however, can only be examined and understood through proper device design. 
Hence, the great interest in studying the mechanism of alpha particle-induced soft errors 
and the device parameters which determine device susceptibilities.
There are some primary circuit innovations in dynamic MOS memories that have 
increased alpha particle susceptibilities. These are the long bit lines and the use of 
dynamic amplifiers. Space and layout constraints of contemporary 16k dynamic MOS 
RAMs dictate that many memory cells be connected by a long bit line to a common sense 
amplifier. The bit line typically runs 1/4 to 1/2 way across the chip which results in a
115
much longer capacitance than for a storage cell and affects circuit operation. First, the bit 
line capacitance is typically 10 to 25 times larger than the cell capacitance and acts like 
a voltage divider during readout and drastically attenuates the output signal. Second, the 
bit line is precharged to a voltage typically one-half that of the power supply just prior 
to a read operation and is then left "floating" in a high impedance state for 10-40ns. This 
precharge voltage must be directly subtracted from the cell’s stored voltage attenuating 
the signal even more. Precharging is necessary to ensure the proper flip-flop action of the 
dynamic sense amplifier. Third, the bit line is susceptible to alpha particle disturbance 
while it is floating. Further, dynamic sense amplifiers are used because they are more 
sensitive and consume less power than do static amplifiers. This increased sensitivity also 
serves to increase device delicacy to radiation upset. Dynamic sense amplifiers operate 
by sensing the relative magnitudes of the current due to a memory cell on the selected 
side of the bit line and the current due to the dummy cell on the opposite side of the bit 
line. The dummy cell contains exactly half of a "1" state and effectively serves to 
distinguish between "Os" and "Is". As memory cells get larger, bit lines become longer, 
more cells are connected to a single amplifier and sense amplifiers necessarily become 
more sensitive. Actually, all circuit elements will suffer from alpha particle errors when 
the signal levels become small enough. This applies to all random logic circuitry as well 
as MOS memories.
It has been found that specific elements within the semiconductor devices are more or less 
susceptible to alpha particle induced single event upsets than others [166,167,168]. This 
depends on a large number of factors, i.e. on the energy of alpha particles, the supply 
voltage, the total stored charge, the cycle and the refreshing time and the data pattern. The 
soft eiTors in dRAMs can be classified into two main categories, as follows:
i) Cell Soft Errors: These errors are created within the storage node. They strongly 
depend on the data patterns, since only the empty cells can collect the electrons that are 
generated by alphas, and on the supply voltage, since the latter increases the stored charge 
and, therefore, reduces the susceptibility to soft errors. But they have no sensitivity to the 
memory cycle time, because the cells can be upset at almost any time during the operating 
cycle time.
ii) Bit Line Soft Errors: These are errors that can be mainly produced in the areas of the 
bit lines and the sense amplifiers. They are independent of the data pattern, but they are
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characterized by a very strong inverse linear dependence on the cycle time. There is a 
short time-window during each memory cycle that the data are present on the bit lines as 
they are transferred from the cell to the sense amplifier. It is during this time that the bit 
lines are vulnerable to soft errors. The same mechanism which generates charge in a 
memory cell is operable in a diffused bit line, but this time the charge burst looks like an 
impulse current. A 5 MeV alpha particle can generate impulse currents of 2-4(iA lasting 
for about 50ns. Because the bit line is so much larger than a single storage cell and 
because the sense amplifiers are capable of detecting currents of less than lp. A and lasting 
less than 50ns, bit lines are actually more susceptible to soft errors than the memory cells 
are. Additionally, "Os" can be changed into "Is" as well as "Is" being changed to "Os". 
Moreover, the critical charge required to cause upset in these different regions is 
complicated to determine due to sensing margins between ones and zeros and due to 
incomplete transfer of charge from cells onto bit lines. With regard to this latter effect, 
the critical charge for bit line soft errors is less than that for cells and it must be defined 
for each soft error mode. Finally, peripheral circuitry, such as decoders and clocks, also 
exhibit some kind of sensibility to the single event failures.
The total soft error rate, since the storage capacitors are vulnerable all the time, can be
I S B R L c i  = | SER| capitor + < { ? >  |SER|M u la M  ( 4 . 1 )
c
expressed as:
where tc= total cycle time
ty= the vulnerable time window within each memory cycle that data is 
present on the bit lines (a constant, usually 10-40ns), and 
| SER | x= the soft error rate from circuit element x.
Plotting | SER | lotal against the cycle time, a graph of the form of figure 4.15 results, with 
bit line hits dominating at low cycle times and storage capacitor hits dominating at long 
cycle times [4].
Comparison of alpha particle induced SER for 16k, 64k and 256k dRAM devices from 
several manufacturers have indicated characteristic charges as the circuit density increases.
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Figure 4.15: Total SER variation with cycle time showing contributions from  
memory cells and bit lines [4],
It is evident from the error variation with cycle time that bit line dependent errors are 
more significant in 16k and 64k devices than in 256k ones, in which cell sensitivity is 
much smaller [169]. tiif line sensitivity increases by one order of magnitude and cell 
sensitivity by approximately two orders of magnitude between 64k and 256k devices. The 
smaller increase in bit line dependent errors compared with the cell errors happens 
because of the small change in bit line capacitance with feature size and because of the 
fact that cell characteristics are more dependent on design and fabrication tolerances than 
bit line characteristics. It is expected that the trend of increasing cell dependence of errors 
will continue as device feature sizes reduce further.
4.5 Performance of the dynamic RAM as a Position Sensitive Detector
It seems that nearly eveiy innovation in dRAM circuit design has increased the 
susceptibility of devices to radiation-induced soft errors. The impact of this sensitivity on 
the position sensitive detection mechanism is a subject of great concern and promise. A 
test study has been developed to determine which circuit elements contribute towards the 
overall alpha particle-induced soft error rate with the identification of major system circuit
parameters which might influence dRAM alpha particle induced soft error rates.
Because the construction of a detector that will be position sensitive attracts the attention, 
experiments with alpha particles were carried out to investigate the relative sensitivity of 
specific elements within the dRAM chips to cycle time. Disturbance sensitivities of 
several parts of the dRAM circuitry can become important and cause observed loss of 
both "Os" and "Is". It should be mentioned that any area of the device with an electric 
field has the potential to separate charge and acts as a collector. An alpha particle can 
discharge a storage capacitor either by disturbing the bit lines or by causing the 
information to be inverted during the sensing of the sense amplifier. These effects can be 
separated by varying the memory cycle time. Measurements were made by exposing the 
chip to an Am-241 source (about 370kBq or lOjiCi) placed about 1mm above the chip 
surface, which emits alpha particles with main emission energy of 5.486 MeV. The plastic 
cover of the dRAM device was removed in order to obtain easy access to the die and the 
duration of the radiation exposure was kept to the shortest limit, so as to produce 
negligible degradation of the refreshing time. The experimental procedure was divided into 
two parts. Experiments were performed by taking a series of SER measurements with a 
read-modify-write cycle of varying cycle times, first by keeping all other parameters 
constant (V=2.5V) and then by altering the supply voltage. Different data patterns were 
also used. That is, in the first case the soft error rate was measured using all ls and Os, 
while using a checkerboard pattern in the second case. The latter places an alternating 
one-zero pattern, so that each cell is surrounded by complementary data in the four 
adjacent cells. Note that each new column begins with the complement data of the 
beginning of the previous column. The measured dependence of the soft error rate is 
shown in figures 4.16 and 4.17. As expected the variation of SER with cycle time 
indicates whether the cell mode or the bit-line mode has the dominant contribution to the 
production of soft errors in dRAMs. It is evident that the disturbance on the bit-lines and 
the sense amplifiers are the most significant causes o f soft errors and only at lower supply 
voltages and at longer cycle times SER reaches a plateau. Such a levelling appears in this 
region o f the curve, because hits on individual cells are contributing to the soft error rate. 
The cell failure component is due to charge collection by the storage capacitor in the one 
transistor cell, if the collected charge exceeds the critical charge. The bit line failure 
component is due to a reduction in sensing signal caused by the unbalanced charge
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collection on a floating bit line or floating bit line complement during an access cycle.
Cycle time vs Soft Error Rate (SER)
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Figure 4.16: Measured SER as a function of cycle time for the dRAM device used.
The actual charge collection is by the diffused areas connected to the bit line such as the 
diffusion contact to access transistors. The dominance of the hits on the bit lines over the 
hits on the cells is due to the additional time from precharge to sense, available for bit 
line errors, and the larger combined area of the bit lines and the sense amplifiers. The 
latter makes the bit lines to be better collectors of alpha particle charge than cells. With 
regard to this, the critical charge for bit-sense line soft errors is less than that for cells due 
to sensing margins between ones and zeros and due to incomplete transfer of charge from 
cells onto bit lines. Furthermore, it is shown that the cell soft errors are independent of 
the cycle time, since the cells are vulnerable for hits at any time throughout the whole
cycle. On the other hand, the soft errors generated in the bit lines exhibit an almost 
inverse linear dependence on the cycle time, since there is only a small constant fraction 
of each cycle in which the bit lines and the sertse amplifiers are vulnerable. Indeed, this 
is a short time window during which data are floating as they are transferred from the 
capacitor to the sense amplifier along the bit line and as the cycle time increments, it 
becomes a smaller and even smaller fraction of the total memory cycle. Finally, the 
memory addresses in which upsets are detected can be determined by the system software. 
In the present experiments, these memory addresses can be converted and corresponded 
to the actual physical locations of the upsets on the chip by using the bit maps and 
algorithms that were described in the previous sections, so as to provide direct 
identification of the functional components of the dRAM device which are upset under 
irradiation.
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Soft Error Rate (SER) vs Cycle time
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Figure 4.17: Variation of SER with cycle time and supply voltage.
To further verify the above observations, various areas of the dRAM device have been 
masked and SER measurements have been performed. The results obtained were exactly 
the same as the previous ones proving that even within a relatively small portion of the 
device, the failure rate depends on precisely which circuit element is struck. Thus, the 
varying upset sensitivity of various device elements on the dRAM chip was observed by 
carefully masking various regions from the alpha particles used in these experiments, so 
as to reveal alpha particle vulnerability in the cells, sense amplifiers and bit lines. Alpha 
particles were provided by an Am-241 source placed 1mm above the decapsulated chip 
surface and by making use of an arrangement of foils/slots to cover both the active area 
of the chip and the source, it was possible to expose selectively different regions of the 
dRAM device. In the beginning, it was thought useful to check whether the errors are 
randomly distributed along the bit lines. Indeed, figure 4.18 shows that this is the case.
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Figure 4.18: Random distributed soft errors along the bit lines.
In succession, the experiments consisted of writing a walking pattern to the memory and 
then continually reading it for a given period of time, counting the number of errors 
present at the end of the test to obtain the error rate. The walk data pattern tests the 
memory by moving a one or a zero through a field of its complement. Thus, in the 
walking-one test that was applied, all cells are zero and a one is written into a cell; all 
cells are verified, and then the one is moved to the next cell. This procedure is repeated 
for all cells and takes 2NZ tests, where N equals the size of the dRAM, for both the true 
and complement cases. The procedure was repeated while different regions of the device 
under test were exposed to radiation. The supply voltage was about 3V for all the cases 
(apart from the last when it was about 2.5V) and the temperature was ambient. The
observed upset variations of different circuit elements of the dRAM device are illustrated 
in figure 4.19.
SER as a function of Cycle time
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Figure 4.19: The upset sensitivity of various device elements on the dRAM chip as 
a function of cycle time.
On the first occasion that the lowest soft error rate was registered, the upset vulnerability 
was located only in the area of the sense amplifiers. The SER was on a linear decrease 
with cycle time and there was no data pattern difference between "ls" or "Os", while the 
second case manifested the same results, but an increase in soft errors was evident, 
because, now, the upset sensitivity stands for the regions of sense amplifiers and bit lines. 
Finally, the third and fourth curves exhibited a divergence from the linear dependence on 
memory cycle time, for upsets were found to occur at the areas of sense amplifiers, bit
lines and memory cells. Lowering the supply voltage, in particular, the fourth curve 
pointed out an even more scaled up contribution from cell errors and the SER was 
obviously an even less strong linear function of cycle time.
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Figure 4.20: Alpha particle induced SER versus memory cycle time at sense 
amplifiers.
Moreover, to better understand the failure mechanism, the relative sensitivity of the 
dRAM circuit elements to single event upsets with respect to data pattern has been 
explored. In the first set of measurements, the sense amplifier subsection was exposed to 
an Am-241 source of alphas and a simple pattern of all "ls" or all "0s" was written. The 
soft fails were recorded as a function of chip cycle time and the results are depicted in 
figure 4.20.
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SER vs Cycle Time
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Figure 4.21: SER as a function of cycle time at the inverted half of the dRAM 
memory cell array.
Once again, the failure rate was observed to be inversely proportional to the cycle time 
because of the fixed floating from the end of precharge to the beginning of amplification 
during which the sense amplifiers are sensitive to upsets. It is also seen that there was no 
marked difference in 1 to 0 or 0 to 1 soft errors according to the initial value of the data 
stored in the memory. In the second set of measurements, the effect of alpha particles on 
the two half arrays of the memory cells was measured separately. In the first part, the 
inverted cell array as well as the sense amplifier area were covered, so as to prevent the 
alphas from striking that region of the memory, while covering the normal cell array in
addition to the sense amplifiers in the second part of the experiment. For each of these 
conditions the failure rates were performed separately. It should be noted that when the 
inverted side of the memory array was exposed, soft errors were observed only when the 
memory was filled with "Os", by contrast with the normal half of the memory array, where 
upsets were observed only when the memory was filled with "Is" according to the internal 
data polarity of the dRAM device used. The results are described in figures 4.21 and 4.22 
respectively. Bearing in mind the internal topology of the dRAM device used, it was 
indicated that the upset rates were cycle time independent, a behaviour characteristic of 
memory cells. On the other hand, few high-to-low upsets were observed, which were due 
to the bit lines, since cells do not contribute to high-to-low failures.
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SER vs Cycle Time
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Figure 4.22: SER as a function of cycle time at the normal half of the dRAM 
memory cell array.
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SER vs radiation dose 
exposure of the normal half of the dRAM memory array
Dose rad(Si)
Figure 4.23: SER as a function of total radiation dose at the normal half of the 
dRAM memory array.
An all-out effort at investigating and confirming the mechanisms that are concealed 
behind the relative susceptibility of different circuit regions within the dRAM device used 
has been achieved by the repetition of the experiments that correlate SER with the total 
radiation dose. The same experimental set-ups and conditions, as these in sections 3.6, 
were kept apart from the fact that in this particular occasion various areas of the dRAM 
chip have been masked. That is, the inverted and the normal halves of the dRAM memory 
cell array, in addition with the sense amplifiers each time, have been covered respectively. 
The observed results are plotted in figures 4.23 and 4.24, correspondingly.
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SER vs radiation dose
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Figure 4.24: SER as a function of total radiation dose at the inverted half of the 
dRAM memory array.
Once again, in the first graph, only one-to-zero soft error changes were observed. This 
fact is consistent with the principles that govern the model of cell soft errors, since the 
normal half of the memory represents a ”1" by a capacitor in deep depletion, no electrons, 
and a "0" by a capacitor in inversion, filled with electrons. On the contrary, as the other 
half, the inverted one, uses the opposite representation, the 00 upsets were the only 
observed failures. Finally, in both cases, the SER exhibited the same behaviour with 
respect to the total radiation dose, i.e. the SER decreased with the radiation dose and the 
dRAM chip ceased functioning at about 2.5 krad(Si).
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Energy versus SER
on selected areas of dRAM device used
E (MeV)
Figure 4.25: Alpha particle energy dependence of the soft error rate on selected areas 
of the dRAM device used.
Moreover, figure 4.25 reveals the energy dependence of the SER measured on both cell 
arrays, the normal and inverted halves, and the sense amplifiers area of the dRAM device 
used by applying the appropriate masking. On the inverted cell memory half, no upsets 
were observed with the memory filled with "Is", while the threshold for the occurrence 
of soft errors appears to be about 2.3 MeV. On the other hand, on the normal cell memory 
half, no upsets were observed with the memory filled with "Os", the upset threshold seems 
to be higher than that of the inverted array, about 3.0 MeV, and the upset rate is of lower 
magnitude than of the corresponding inverted one. Eventually, the energy threshold for 
producing soft errors in the area of the sense amplifiers is significantly lower, about 1.5 
MeV, than in the cell areas and there was no data pattern sensitivity.
In summary, all these data indicate that all dRAM circuit elements can suffer from alpha 
particle single event upsets. The variation of the memory cycle time allows to determine 
from the dependence of soft error, whether the impact of alpha particles is in the region 
of memory cells or of the bit lines and sense amplifiers. The latter has left the bit line- 
sense amplifier hit contribution to soft error rate as the dominant one.
4.6 Multiple Upsets in dRAM Devices
Further reduction of the dRAM cell area will result in the "charge-sharing" effect, That 
is, electrons generated by the ionization of charged particles traversing the memory can 
be collected by several adjacent memory cells. Solution of the diffusion equation indicates 
that efficient collection takes place only within a characteristic length comparable to the 
cell’s dimensions. The charge generated beyond this characteristic length will have a 
significant probability of diffusing into neighbouring cells. The fraction of collected 
charge depends on an accurate solution of the diffusion equation for the geometries 
involved and on the logic states of adjacent cells. The spread of charge induced by a 
charged particle track in an integrated circuit and its subsequent collection at sensitive 
junctions can cause multiple-bit errors. Multiple upsets are defined to be two or more 
physically adjacent errors in a device, produced by a single ionizing particle hit. This 
phenomenon generates an issue because if single-event multiple-bit upsets occur, then 
more than one bit within a byte is affected.
Normal incidence charged particle tracks in a semiconductor chip produce an electron-hole 
pair linear charge distribution along the track. If the track intersects a charge-collection 
junction, prompt charge collection occurs by electric field funnel aided transport along the 
track to the junction. However, for a penetrating ionizing particle with a track longer than 
a few microns, the electric field is restored to its initial configuration, as the funnel 
collapses, before all of the charge is collected. The remaining charge is transported 
laterally by diffusion. That portion of the charge that diffuses to or along the surface of 
the chip may be captured by other charge-collecting junctions. By contrast, if the track 
does not intersect a junction, nearly all of the charge is transported by diffusion. Charge 
collection in the latter case is more widely distributed. The relative magnitude of the
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collected charge at adjacent circuit nodes for these contrasting events can be significantly 
different. Thus, lateral charge transport from single particle tracks can lead to multiple-bit 
soft error generation in IC chips [170,171]. If the particle hits the junction, charge 
available for diffusion is reduced due to the funnelling, to the extent that only the two 
nearest bits collect enough charge for an upset. If the particle misses the junction, radial 
diffusion is sufficiently strong to cause upsets in bits further from the track, resulting in 
upsets in more than two bits. On the other hand, in the previous chapter it was 
demonstrated that for a given alpha particle energy the angle of incidence has an effect 
on the soft error rate. So, at low angles of incidence, the memory cell has a smaller cross 
sectional target area and a strong likelihood that the generated charge will be collected 
and shared over several memory cells.
For that purpose, the present study is concerned with the possibility of a single alpha 
particle producing more than one soft error in a single byte and experiments to observe 
adjacent bit flips in the physical memory plane of the dRAM test devices were attempted. 
Throughout this research in order to prevent multiple-bit errors in a single byte due to 
independent events, each memory location was read and the corrected contents were 
written back as part of the general task of the system software. It was thought that this 
would be more than adequate to avoid undetectable errors provided that multiple bit 
events do not occur. However, it is important to implement such a memory cycle time, 
so as to achieve a reasonably good time resolution when detecting soft errors. Therefore, 
if two or more bytes are found to be disturbed during this cycle, it is not possible to 
determine if this is due to independent particle events, or if it is due to a single particle 
strike causing multiple errors. But, a close and careful examination of the byte addresses 
of the failures could divulge that the bit flips represent physically close cells on the 
memory die and hence, they could be due to a single ionizing particle, in particular, if 
they often occur.
Initial tests were carried out to explore the occurrence of simultaneous single event 
multiple bit upsets (dual and triple errors) in the 16k TI dRAM device used. The latter 
has been irradiated by an Am-241 (about lOpCi) alpha source. In the present work, a dual 
upset was arbitrarily selected to be any pair of upsets in two adjacent locations with 
combinations in any direction. This approach was extended to describe the triple upsets 
as well. During these experiments, it was observed that adjacent electrical addresses
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showed upset bits. In order to determine whether these actually represented multiple 
errors, as the latter cannot be detected directly, a translation of electrical addresses to the 
physical memory locations was necessary. Therefore, special care was taken in the bit 
map test algorithm that displays the true physical layout of the array and the external 
addresses were converted in terms of their row (R) and column/databit (CD) addresses 
(recall figs 4.13 and 4,14 and subsection 4,3). Analyzing the soft errors this way shows 
that about 2% of the total soft upsets were dual errors and 0.1% were triple errors for the 
chosen target area.
These results point out that the dRAM devices exhibit multiple-bit errors and indicate that 
an amount of charge sufficient to cause a bit failure, the critical charge or greater, has 
been transported to all the cells within the borders of the selected target area. This means 
that the occurrence of multiple-bit errors can contaminate the data of total soft errors and 
should be taken into consideration regarding the use of dRAM as a position sensitive 
detector.
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C H A P T E R  5
F eas ib ility  S tu d y  o f U sing  d y n am ic  R A M  as a  N e u tro n  D e tec to r
5.1 Single Event Upsets Induced by Neutrons in dRAM Devices
Single event upsets are being recognized as a pervasive problem in modern integrated 
circuits. They can be caused both directly, by high energy charged particles, and 
indirectly, by secondaiy reaction products generated by the interaction of incoming 
particles with atoms in the microchip devices. These incoming particles may be protons 
or neutrons. This has been demonstrated both theoretically [72] and experimentally [71]. 
In particular, SEUs in aerospace applications may generally be attributed to direct 
ionization by heavy nuclei in galactic cosmic radiation or to energetic recoils of substrate 
nuclei interacting with high energy (E>10MeV) protons. In some aerospace applications 
the radiation environment is dominated by neutrons which are expected to be the principal 
cause of SEUs. Neutrons are expected to cause upsets in a variety of environments where 
microelectronics must operate. These environments include the atmosphere at aircraft 
altitudes, in the vicinity of nuclear reactors and other neutron sources, nuclear weapons 
environments, and within heavily shielded spacecraft. Operations of aircraft in the 
atmosphere, control electronics near radioisotope thermoelectric generators and fission 
reactors, and military equipment in hostile environments are potentially sensitive to 
neutrons. The neutrons in the atmosphere result from cosmic ray interactions with the
gases in the air, and specially from cosmic ray spallation interactions with nitrogen and 
oxygen nuclei. A typical reaction is a 1 GeV proton fragmenting a nitrogen nucleus into 
lighter charged particles and simultaneously emitting a couple of neutrons. At elevations 
between 9km and 18km (27,000-55,000 feet) the neutron flux is 2-3 orders of magnitude 
greater than it is at sea level. The energy spectrum of this neutron flux extends well 
beyond 100 MeV, and while its dominant portion is between 1-10 MeV, the 10-100 MeV 
portion is also important. At these altitudes neutrons are the dominant source of SEUs and 
can pose a significant threat to microelectronics within aircraft Above 18km, heavy ions 
in the primary cosmic radiation dominate the upset rate. Atmospheric neutron fluxes also 
vary with latitude and are greatest near the magnetic poles. Further, neutrons within the 
spacecraft may originate externally from solar activity or as albedo from the Earth’s 
atmosphere, or inside spacecraft walls from nuclear reactions with galactic cosmic 
radiation and trapped protons. The built up of secondary neutrons within spacecraft yields 
a neutron spectrum similar to that of the atmosphere at the same material depth. 
Secondary neutrons in spacecraft are a potential source of SEUs within heavily shielded 
regions. Finally, neutron-induced upsets have been demonstrated in the laboratory using 
Pu-Be sources and accelerated particles on neutron-rich targets [172,173,174].
Neutrons have no charge and therefore they do not give rise to direct ionization when they 
penetrate silicon. They can only be stopped by interaction with nuclei. Neutron-induced 
upsets occur when the neutron undergoes a nuclear reaction within the sensitive volume 
surrounding a semiconductor memory element. The reaction causes a short range (a few 
microns) recoil of the substrate nucleus generating a large number of electron-hole pairs. 
The rapidly decelerating recoil deposits considerable charge in a small volume. Due to the 
short range of the recoil, the energy is considered to be deposited at a point and the effect 
has no angular dependence. Upset rates are simply proportional to the sensitive volume. 
During neutron reactions, one or more additional light charge particles (protons or alphas) 
may also be emitted. Light particles can carry away appreciable energy which is 
distributed over several tens of microns. In most cases there is little angular dependence 
because there is little correlation between the directions of incoming neutrons and 
outgoing light particles. However, (n,a) reactions are strongly anisotropic and can lead 
to an angular dependence under certain, limited conditions. Light particle contributions 
to the upset rate are greatest in chips with large feature sizes. When feature sizes are small
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the ionization is diluted over many circuit elements.
The neutron-induced SEU sensitivity of microelectronics is characterized by a sensitive 
volume within which the bit state of a device can be switched by deposition of charge 
exceeding some critical value. The sensitive volume may be derived from the upset cross 
section, which is standard data from heavy ion testing, with an assumed thickness related 
to the depth of the depletion region, and the critical charge depends on the chip circuitry. 
Energy deposited in semiconductors by energetic charged particles causes ionization at 
rates dependent on the substrate material. A neutron having incident energy E can cause 
an error in a semiconductor memory element if the energy of its reaction recoil products 
(E) can deposit ionization in excess of the critical charge within the sensitive volume (in 
silicon, Q(pC)=E(MeV)/22.5). The maximum amount of energy which a neutron can 
transfer to a silicon nucleus is governed by kinematics. The existence of maximum energy 
transfer implies a maximum charge deposition by induced recoils from neutrons of each 
energy, and consequently, a threshold critical charge for any neutron spectrum. A memory 
device with charge exceeding the threshold critical charge is immune to neutron-induced 
soft eiTors from that neutron source.
Moreover, it has been postulated that thermal neutrons would be a possible cause of single 
event upsets in silicon devices, and has been demonstrated that the dRAM memories 
combined with a suitable neutron to charged particle converter could detect thermal 
neutrons with sufficient sensitivity to be used as the sensitive element in a neutron 
dosimeter [11]. Having proved that the experimental hardware system developed can be 
implemented as a heavy charged particle detector, the latter draws attention to the 
feasibility of applying soft error generation in dRAMs for constructing a neutron detector 
with a view to using it in neutron imaging and elemental analysis. Thus, the aim of this 
study is to develop a model that will explore and examine the use of possible different 
converting materials with respect to soft error creation and will determine methods to 
increase the sensitivity of dRAMs to thermal neutrons.
5.2 Neutron Interactions with Matter
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The direct, primary ionization of atoms by neutrons is a negligible effect since neutrons
carry no charge and therefore they cannot interact with the electrons via Coulomb forces. 
Neutrons can also travel through many centimetres of matter without any type of 
interaction and thus can be totally invisible to a detector of common size. When a neutron 
does undergo interaction, it is with a nucleus of the absorbing material. As a result of the 
interaction, the neutron may either totally disappear and be replaced by one or more 
secondary radiations, or else the energy or direction of the neutron is changed 
significantly. The secondary radiations resulting from neutron interactions can be heavy 
charged particles. These particles may be produced either as a result of neutron-induced 
nuclear reactions, or they may be the nuclei of the absorbing material itself, which have 
gained energy as a result of neutron collisions. Neutrons are classified according to their 
energy because the type of reaction that a neutron undergoes depends very strongly on its 
energy. Based on an oversimplification, neutrons can be divided into two categories with 
respect to their energy, either "fast" or "slow" neutrons, with the dividing line being at 
about 0.5eV, or about the energy of the abrupt chop in absorption cross-section in 
cadmium (the cadmium cutoff energy). Much of the population in the slow neutron range 
will be thermal neutrons, which are brought into thermal equilibrium with the absorber 
medium and which, at room temperature, have an average energy of about 0.025eV. 
Neutrons can be scattered, either elastically or inelastically, through their interactions with 
the nuclei of atoms. Although these interactions may produce a significant change in the 
energy or momentum of the neutron, the low incident energy of a thermal neutron means 
very little energy can be transferred in these processes. Consequently, these are not 
interactions on which thermal neutron detectors can be based.
The nuclear reactions of importance in the detection of thermal neutrons are those in 
which the neutron is captured with the creation of secondaiy radiations which have 
sufficient energy to be directly detected. Since the neutron’s energy is so low, all such 
reactions must produce a gain in useful kinetic energy for them to be energetically 
possible. Thus, the types of reactions that can take place are: i) prompt disintegration 
of a compound nucleus, such as (n,a), (n,p) and (n,fission) where the secondary 
radiations are charged particles, and ii) radiative capture or (n,y) reactions where 
secondary radiation takes the form of gamma rays. In most materials, the most common 
process with thermal neutrons is the last one. The yray energy is given by the difference 
in energy between the target nucleus before capture and the lowest energy state of the
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compound nucleus, now one mass unit heavier. Although these (n,y) reactions occur for 
most nuclides without the neutron needing some minimum threshold energy, the resulting 
y rays, being uncharged, are also difficult to detect directly. But, gamma emission is 
inhibited for some excited states of particular compound nuclei and the competing process 
of internal conversion can become significant. In this process, the energy of the excited 
nucleus is transferred directly to one of the orbital electrons of the atom. The electron then 
leaves the atom with an energy which is the difference between the excitation energy of 
the nucleus and the original binding energy of the electron. Since the conversion electron 
can originate from a number of different orbitals, the conversion electron spectrum is 
usually complex and further complication occurs if more than one excited nuclear state 
is converted. However, the conversion electrons can be energetic and, being charged, are 
relatively easy to detect [91,175,176].
Most thermal neutron detectors with prompt read-out are based on a few capture reactions. 
They produce heavy charged particles such as protons, tritons, alphas or fission fragments. 
These particles can then give rise to what is termed secondary ionization and they can 
easily be detected,
5.3 Neutron Detection Processes
Neutrons are detected through nuclear reactions which result in energetic charged 
particles. Virtually every type of neutron detector involves the combination of a target 
material designed to carry out this conversion together with one of the conventional 
radiation detectors. Because the cross section for neutron interactions in most materials 
is a strong function of neutron energy, rather different techniques have been developed 
for neutron detection in different energy regions.
It has been seen from the previous section that thermal neutron detection must start with 
a capture reaction which converts the neutrons into a photon, an internal conversion 
electron or heavy charged particles. Following neutron conversion, the resulting products 
must interact further to complete the detection process. For instance, charged particles can 
produce ionization in a gas and this can be followed by charge separation, amplification 
and collection to form an electric pulse. In general, the radiation conversion can occur at
137
various stages in the detection of thermal neutrons. However, the term neutron converter 
will be reserved for a material which produces the initial capture reaction. Further, the 
efficiency of a neutron detector is not solely dependent on the capture process. The total 
detector efficiency is the convolution of the efficiencies of capture by the converter and 
the subsequent detection of the charged particles emitted.
In searching for nuclear reactions that might be useful in neutron detection, several factors 
must be considered. First, the cross section for the reaction must be as large as possible 
so that efficient detectors can be built with small dimensions. For the same reason, the 
target nuclide should either be of high isotopic abundance in the natural element, or 
alternatively, an economic source of artificially enriched samples should be available for 
detector fabrication. Of principal importance is the Q-value of the reaction which 
determines the energy liberated in the reaction following the capture. The higher the Q- 
value, the greater is the energy given to the reaction products. It is important to point out 
that all the common reactions used to detect thermal neutrons result in heavy charged 
particles, and the possible reaction products are recoil nuclei, protons, alpha particles or 
fission fragments.
In particular, the (n,a) reactions caused by thermal neutrons are of great importance in 
this study, since they will be implemented for the conversion of neutrons to alpha 
particles, and hence for their detection by making use of the soft error mechanism in 
dRAM devices. Assuming that such a reaction is sufficiently exothermic, that is the Q- 
value of the reaction is very large compared with the incoming energy of the slow 
neutron, the kinetic energy imparted to the reaction products, the product nucleus Y and 
the alpha particle, will essentially be just the Q-value itself. Also, because the incoming 
linear momentum is very small, the reaction products must show a net momentum of zero. 
Consequently, the two reaction products must be emitted in exactly opposite directions 
and isotropically without any angular preference, and the energy of the reaction will 
always be shared in the same manner between them. The individual energies of the 
reaction products can then be derived simply by conservation of energy and momentum 
as follows:
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B Y= f N E  ( 5 . 2 )
Y mY a
where Ea,ma and EY,mY are the kinetic energies and the masses of the alpha particle and 
the product nucleus Y, respectively. Thus, knowing the atomic masses of the reaction 
products and the Q-value of the reaction, the energies of the reaction products can be 
calculated using the above equations.
The distance (range) travelled by the reaction products following their formation also has 
important consequences in detector design. If the full kinetic energy of these products is 
to be captured, the detector must be designed with an active volume that is large enough 
to fully stop the particles. Data on the ranges and energy loss characteristics of various 
particle-absorber combinations are usually published. However, sometimes these data are 
not precisely available for the combination needed in a given experiment, so that various 
approximations must be made mainly based on the assumption that the stopping power 
per atom of compounds or mixtures is additive. This latter assumption, known as the 
Bragg-Kleeman rule [91], may be written:
and
d x  V  Nh d x  x
' c
where N is the atomic density, dE/dx is the linear stopping power, and Wt represents the 
atom fraction of the ith component in the compound (subscript c). However, some caution 
should be used in applying such an equation due to density effects. Thus, it was thought 
that making use of the mass stopping power, S*(E)=S(E)/p, where p is the mass density 
of the medium, so that to remove the dependence on the density, it would enable us to 
borrow the principles of the Mixture Rule used for calculating the photon attenuation 
coefficient [177] and to implement them in our case, as follows:
MCS'C (E) = £  W ^ S l  (E) (5.4)
where Mc, Sc* are the molecular weight and the mass stopping power of the compound 
respectively, and Ai5 S/ are the atomic weight and the stopping power of the component 
elements respectively. The above equation was derived by employing that Nc=pNA/Mc,
140
where NA is Avogadro’s number.
It can be shown [178] that the range of a charged particle in a compound material can
derivation, it is necessary to assume that the shape of dE/dx curve is independent of the 
stopping medium. Under these conditions, the range in the compound is given by:
where Ri is the range in element i and ni is the number of atoms of element i in the 
molecule.
For neutrons of a fixed energy, the probability per unit path length is a constant for any 
one of the interaction mechanisms. It is conventional to express this probability in terms 
of the microscopic cross section, a, per nucleus for each type of interaction. When 
multiplied by the number of target nuclei N per unit volume, the cross section o is 
converted into the macroscopic cross section, £, which now has the dimensions of 
inverse length:
where p is the density of the target material, Aw the atomic weight of the target material 
and Gt stands for the total microscopic cross section of all the possible processes in which 
the neutron enters. In the case of the target being a mixture of several elements or 
isotopes, the above equation can be written as:
where f{ is the fractional isotopic abundance of the ith element. If now the target is a 
chemical compound, the implementation of the Mixture Rule for the matrix leads us to 
the following expression:
also be estimated provided its range is known in all the constituent elements. In this
M ( 5 . 5 )
i
I  =p - f a  t 
A ,
( 5 . 6 )
* = E P ii
( 5 . 7 )
( 5 . 8 )
where fy is a factor that includes fs and the fractional abundance of each element in the
matrix and the subscript c indicates the compound.
Finally, if a beam of neutrons with an initial flux, <E>0, neutrons per unit area per unit time, 
strikes a target compound material, then the reaction rate per unit target volume, R, the 
number of interactions taking place in a material per unit volume per unit time, is given 
by the product of the neutron flux and the macroscopic cross section, as:
R=4>0I C (5 .9 )
The neutron flux, <Ft, that comes out of the material, will then be:
0  t =0 0e~z ** ( 5 . 1 0 )
where x is the thickness of the target. To reduce the initial flux to its half value, the half 
value thickness, x1/2, can be used:
x 1/2=x X  (5 .1 1 )
C
It has already been indicated that there is a variety of different processes that are suitable 
for the detection of the secondary ionization following a neutron capture reaction. Mention 
can be made of the detection techniques which are in general use, such as detection via 
gas ionization, scintillation detection, detection by photographic films and foil detection. 
If a neutron converter is in the form of a foil, then charged particles created by neutron 
capture have a chance to escape from the converter and can enter a charged particle 
detection system, such as a dynamic random access memory, as it is radiation sensitive 
and allows high space localization. The latter may eventually lead to a new neutron 
detector with novel properties. The detector resolution as a whole will depend on the 
particular combination of possible converters and the dRAM device. These matters are 
treated in the following sections.
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5.4 Feasibility Study on the Response of the dRAM Device to the Neutron
Induced Soft Errors
At present, this research has demonstrated that the experimental hardware dRAM system 
used responds to alpha particles by giving reliable measurements of soft error rates. 
However, as neutron detection is of interest, it was thought that these devices can be made 
sensitive to neutrons by adding a foil to convert the thermal neutrons to charged particles 
by making use of the (n,a) reaction, so as to maximize the detection efficiency of the 
bombarding particles. In order to choose the neutron converter, the following parameters 
should be taken into consideration. The material used and its thermal cross section, the 
type, the energy and the range of the charged particles produced by neutron capture 
reaction and the thickness of the converter. In the first instance, there are two nuclei, 10B 
and 6Li, that have suitably high thermal cross sections, (g=3847 barns for the 10B(n,a) 
reaction, and g=940 bams for the 6Li(n,a) reaction), and produce quite energetic charged 
particles. Throughout these experiments, lithium was preferred to boron due to the greater 
energy of alpha particles emitted in the reaction, (Ea=2.05 MeV for the 6Li(n,a) reaction, 
and Ea=1.47 MeV for the 10B(n,a) reaction), and hence, a greater probability of cell soft 
upset. Thus, small pellets of LiF of different thicknesses placed on the top of the 
decapsulated chips of the dRAM were used, since they were available in the Physics 
Department, University of Surrey, due to their applications as TLD dosimeters. In order 
to study the sensitivity of the dRAM devices to thermal neutrons through interactions with 
6Li, two Am-Be neutron sources (l.llx lO 10 Bq and 1.85xl010 Bq) were used in a water 
tank, and the thermal neutron fluxes at various distances from the sources were measured 
by making use of a BF3 proportional counter. Several combinations of converter and 
dRAM-chip were tested, and the soft error rates for several thicknesses applying several 
values of thermal neutron fluxes were measured. The soft errors resulting from the 
6Li(n,a) capture reactions were sensed and corrected at given time intervals, the length 
of which dictated the soft error rate. To be sure that the soft upsets due to thermal neutron 
reaction with the 6Li, the converter was covered by a cadmium foil and no soft error was 
detected. The observed dependence of the soft error rates on the converter thickness and 
on thermal neutron flux is delineated in figures 5.1 and 5.2.
142
Neutron Flux vs Soft Error Rate (SER)
Neutron Flux (n/cm2/s)
Figure 5.1: Variation of SER with thermal neutron flux for different converter 
thickness.
As one would expect, the soft error rate increases with increasing thermal neutron flux as 
a higher intensity of charged particles is produced. Further, the 6Li(n,a) capture reaction 
also produces tritons with energy of 2.73 MeV, which cause soft errors in the dynamic 
RAMs in the same way as the alpha particles do. On the other hand, the soft error rate 
decreases with increasing converter thickness, but the curve obtained does not show the 
expected maximum which should correspond to the optimum thickness of the thermal 
neutron converter, and would occur at a thickness smaller than that indicated.
Therefore, the findings from these initial system tests highlight the possibility of 
constructing a neutron detector based on the interaction of charged particles with the 
dRAM memory chips, by using a converter with high thermal cross section for the (n,a) 
capture reaction. In order to evaluate the feasibility of this approach, more work should 
be carried out to further determine the sensitivity of the memory cells and to optimize
Converter Thickness vs Soft Error Rate (SER)
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Converter Thickness (pm)
Figure 5.2: Variation of SER with converter thickness.
the converter foils. For the latter, efforts should be directed toward three main areas: the 
material, the thickness and the positioning of the converter, and the development of a 
model should be attempted which will include these factors, so as to investigate suitable, 
possible converters for employing the dRAM as a neutron detector.
5.5 Conversion of Neutrons to Alpha Particles
Although the observed sensitivity of a dRAM device to charged particles is certainly an 
important property in determining its usefulness as a radiation detector, many other 
characteristics must be considered when assessing the suitability of a dRAM for a 
particular application, such as neutron detection. As pointed out earlier, by adding a
foil/converter with a high cross section for a (n,a) capture reaction, the dRAM devices 
can be made sensitive to thermal neutrons. This implies that the converter will have a 
serious effect on the sensitivity and the detection efficiency of the dynamic memories. It 
has already been mentioned that a number of parameters will affect the overall response 
of the converter: the material used and its thermal cross section, the type, the energy and 
the range of the charged particles produced, the thickness and the positioning of the foil. 
All these requirements and the physical properties of several materials, together with the 
major technical limitations and the specific constructional characteristics of each foil- 
dRAM combination should be taken into consideration to give rise to an effective thermal 
neutron converter.
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Element Reaction a
(barns)
Q-value
(keV)
Ea
(keV)
Ey
(keV)
6Li 6Li(n,a)3H 940 4780 2054 2726
10B 10B(n,a)7Li
10B(n,a)7Li*
3847 2790(6%)
2316(94%)
1777
1475
1014
841
17o nO(n,a)14C 0.235 1819 1415 405
32s 32S(n,a)29Si 0.007 1526 1341 185
00
cncn
33S(n,a)30Si 0.190 3492 3081 411
35C1 35Cl(n,a)32P 0.00008 938 834 104
36Ar 36Ar(n,a)33S 0.0055 2002 1785 217
39k 39K(n,a)36Cl 0.0043 1364 1227 137
40k 40K(n,a)37Cl 0.39 3874 3496 379
40Ca 40Ca(n,a)37Ar 0.0025 1749 1578 171
54Fe 54Fe(n,a)51Cr <0.005 841 780 61
Table 5.1: Thermal (n,a) capture reaction parameters.
To specify the elements that are capable of converting thermal neutrons into alpha 
particles, data tables of neutron cross sections, of nuclear reaction Q-values and of atomic 
masses already published [179,180,181] for the (n,a) thermal capture reactions were used. 
By making use of these data and by implementing the equations (5.1) and (5.2) to 
calculate the energy of the reaction products, table 5.1 was obtained. The latter confirms 
that only two nuclei, 10B and 6Li, can be potentially employed as suitable thermal 
converters for utilizing them in this particular application, due to their high cross sections. 
Having the highest cross section for thermal neutron capture, boron is a stable and 
relatively inert element, while elemental lithium is too chemically reactive and should be 
used in some available inert compound form. Although the natural abundances of lithium 
(7.42%) and boron (19.61%) are not high, both isotopes are commercially available in 
95% enriched form, which is a fact, however, that will increase the cost of the overall 
system. Therefore, a closer examination of implementing boron and lithium as thermal 
neutron converters for using dRAM device as a neutron detector will be considered in the 
following paragraphs.
The stopping power and the ranges in silicon of the particles, that are produced in the 
(n,a) capture reactions of interest, are required to estimate the number of electron hole 
pairs created in the silicon substrate by the passage of a charged particle. Based on 
published data [182], table 5.2 gives useful information upon the stopping power, S, and 
the range, R, in silicon of the alpha particles (subscript a) and of the recoil nuclei 
(subscript Y) produced in the (n,a) reactions for 6Li and 10B isotopes.
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Reaction F-‘-'a Sa Ra Ey SY Ry
(keV) (MeVcnri/g) (pm) (keV) (MeVcm2/g) (pm)
“B(n,a),Li 1777 1071.5 6.9 1014 1872.3 <3
10B(n,a)’Li* 1475 1152.3 5.8 841.3 — <3
6Li(n,a)3H 2054 1008.4 8.1 2726 184.9 43.2
Table 5.2: Stopping powers and ranges in silicon for the products of the (n,a) 
reactions of interest.
Before reaching the depletion region of the dRAM and creating a soft error, the charged 
particles have to traverse the layers that are found above the active area of the device, 
such as the silicon dioxide and the polysilicons, whose effective atomic number is 
assumed to be equal to that of the silicon, and whose thickness is estimated to be about 
3pm, according to the findings given in section 4.2 and without including the thickness 
of a passivation layer, since the latter has been removed during the process of 
decapsulation. Having said that, it is evident from the data in table 5.2 that the 7Li 
particles produced as recoil nuclei in the 10B(n,a) reaction cannot reach the active area of 
the dRAM, since their range is <3pm in silicon. Regarding the alpha particles produced 
in the same reaction and taking the geometric mean of the energy values of the two 
branches of the 10B(n,a) reaction, it is found that: Ea“ 1.5 MeV. Thus, an alpha particle 
impinging the dRAM device with an energy equal to 1.5 MeV will lose energy at a rate 
of 1144.8 MeVcm2/g or 266.6 keV/pm, and therefore, will lose an energy of about 800 
keV before reaching the depletion region. Further, it will deposit all the remaining energy 
into the depletion region, i.e. an energy of about 700 keV, so as to create electron-hole 
pairs. Since an energy of 3.6 eV is needed to create one electron-hole pair in silicon, it 
is estimated that about 194,444 electrons will be produced. It has already been mentioned 
in chapter 2 , that the amount of charge which can be stored in the capacitor is typically 
in the range of 3xl05-3xl06 electrons. However, the critical charge is smaller than the 
above total stored charge, due to sense amplifier sensitivity and incomplete transfer of 
charge from cells onto bit lines. The latter implies, in addition to the critical charge 
reduction that follows after shrinking of the cell area of modern dynamic memories, that 
the critical charge can be assumed to be in the range of about 270,000 to 300,000 
electrons, as a reasonable estimate of the critical charge for suitably shrunk 16k dRAMs, 
since the dRAM device used is a scaled 16k one. This assumption is in to agreement with 
several publications [3,183,5]. So, comparison of the charge that the alpha particles of the 
10B(n,a) reaction produce with the assumed critical charge draws the conclusion that the 
10B converter will not be efficient in creating soft errors.
With respect to the 7Li converter, if an alpha particle produced in the 7Li(n,a) capture 
reaction with an initial energy of 2054 keV enters the dRAM device with a threshold 
energy of at least 1950 keV, it will lose energy at a rate of 1032.6 MeVcm2/g or 240 
keV/pm. Thus, before entering the sensitive volume an alpha particle will lose about 722
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keV of its energy, while depositing the remaining 1228 keV of its energy into the silicon 
substrate. This means that about 341,000 electrons will be produced and therefore, a soft 
error will be created.
Apart from the alpha particle, triton is also produced by the 7Li(n,a) capture reaction and 
its contribution to the soft upset generation should be considered. That is, a triton striking 
the dRAM chip with an energy of about 2726 keV will lose energy at the rate of about 
185 MeVcm2/g or 43 keV/(im and it will, therefore, reach the active area having lost 
about 129 keV of its energy. At this point, it should be indicated that triton has a 
significantly large value of range in silicon according to the data in table 5.2. This implies 
that, upon entering the sensitive area of the device with an energy of 2597 keV, it will 
continue losing energy at a rate of 190 MeVcm2/g or 44.3 keV/jim with a maximum range 
of 39(im. Recall that SEU errors are construed as the deposition of critical charge at the 
storage node, whose thickness is typically (2-3)p.m, by electrons supplied by the incident 
particle. Further, usually charge collection from single events proceeds by drift and 
funnelling for the first fractions of nanoseconds following an ion strike and subsequently 
by diffusion distributing deposited charge over a depth of (20-30)qm. Thus, being in the 
extended sensitive volume, triton will lose about 975 keV of its energy and will produce 
about 271,000 electrons, so creating a soft error. Even leaving the converter having lost 
about 1.4 MeV of its initial energy, triton will enter the active area with an energy of 
about 1 MeV available for electron-hole pairs generation, i.e. it will produce about
278,000 electrons and again a soft error will occur.
In summary, it is demonstrated that the ,0B converter will be inefficient in creating soft 
errors in dRAM devices, while the 6Li converter will be an efficient one for soft errors 
to occur with alpha particle and triton having threshold energies of 1.95 MeV and 1.32 
MeV respectively. Hence, the interest in studying the usefulness of lithium and its 
compounds as thermal neutron converters.
5.6 Feasibility Study on Lithium Based Thermal Neutron Converters
To investigate the development of a neutron detector employing dRAM devices, the use 
of improved neutron converter foils is of great concern. Having proved that the lithium 
based converter can be the most effective one, it is important to optimize these lithium-
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containing converters, so as to increase the sensitivity of the dRAM memory cells to the 
charged particles. In order to evaluate the feasibility of this approach, two main factors 
should be considered in the conversion process. That is, the neutron absorption expressed 
by the macroscopic absorption cross section, and the probability of charged particles 
produced to escape the converter with pre-defined threshold energies for a soft error to 
occur within the sensitive volume of the memory device. Thus, to explore the usefulness 
of lithium based converters, it is assumed that the converter is a slab of lithium compound 
held on top of the decapsulated dRAM chip. Only those neutrons which pass through the 
slab and are captured near the back surface will produce charged particles that are able 
to reach the sensitive area of the memory and cause a soft error. Assuming that neutrons 
with a flux (neutrons/cm2/s), <E>0, strike the front surface of the converter, then the 
attenuation of the neutron beam follows an exponential law, as:
d) (xi ) =<D 0e _I (5 .1 2 )
where <D(x;) is the neutron flux at a point within the converter with coordinate Xj and Zc 
the macroscopic cross section of the lithium compound used. So as the reaction rate per 
unit volume at the point X; will be:
R (x i ) =1 ccD 0e"E ^  (5 .1 3 )
Bearing in mind that the alpha particles can be produced at any point X* within the 
converter, it is estimated that the total alpha flux, Oa, is given by the reaction rate, R(xj), 
multiplied by the escaping probability, P(xi->x1), over the total converter thickness 
provided alpha particles having a threshold energy of 1.95 MeV. Namely:
0 a =z 4 > J V I -XlP (x 1-'X1 )d x J (5 .1 4 )
0
It should be noted that, in this specific case, geometrical factors will not be taken into 
consideration, as the latter will lend a complicated form to the above expression. 
Additionally, it is assumed that alpha particles are constantly produced isotropically and, 
in general, are exponentially attenuated in the materials of interest, so that:
P i x y x f  = e " fa (Xl_Xi> (5 • 15)
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where fa is an effective attenuation factor for the alpha particles in the converter used. 
Combining equations (5.14) and (5.15), it is derived that:
0  (5 .16 )
f a c
Finally, to obtain the optimum converter thickness, xopt, which will cause the maximum 
alpha flux to be induced, equation (5.16) is differentiated and its derivative is made equal 
to zero, as follows:
J- a  c  c
It should be pointed out that the attenuation factor, fa, will be equal to the inverse of the 
path which will give an energy loss of about 100 keV, i.e. the difference between the 
initial and threshold energies of alpha particles so that the alpha particles will have the 
threshold energy at the point xlt and it will have units of cm'1.
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Converter Sc(2.05)
(keV/pm)
fa
(cm'1) (cm'1)
*1/2
(pm)
o^pt
(pm)
Li 72.8 7280 3.23 2145 10.6
LiF 150.7 15070 4.27 1624 5.4
LiH 67.2 6720 4.33 1601 10.9
Li20 86.1 8610 2.83 2449 9.3
LiCl 100.4 10040 2.05 3381 8.4
Li2S 60.2 6020 1.52 4560 13.7
LiBr 110.8 11080 1.67 4151 7.9
LiNOs 59.4 5940 1.45 4779 14.0
Li2C 03 44.4 4440 1.20 5776 18.5
Table 5.3: Lithium containing possible converters.
Therefore, several lithium-containing compounds that can physically exist and can be 
commercially available [184] will be investigated and their implementation as possible 
thermal neutron converters will be considered. Thus, table 5.3 includes all the lithium 
compounds/converters chosen to accomplish this aim, and gives information upon the 
linear stopping power, SC(E), the attenuation factor, fa, the macroscopic cross section, Xc, 
the half value thickness, x1/2, and the optimum thickness, xopt, of each compound. To 
obtain these data, formulae (5.4), (5.8), (5.11) and (5.17) for SC(E), £c, x1/2 and xopt were 
applied respectively. Further, having calculated the values of fa, Xc and xopl and 
implementing them in equation (5.16) assuming a neutron flux, <£>0, of 2000 n/cm2/s, the 
values of alpha flux, <f>a, are derived and given in table 5.4, together with the number of 
neutrons stopped within the converter.
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Converter
(alphas/cm2/s)
Neutrons stopped in 
the converter (%)
Li 0.884 0.33
LiF 0.565 0.23
LiH 1.283 0.47
Li20 0.656 0.26
LiCl 0.406 0.17
Li2S 0.504 0.21
LiBr 0.301 0.13
LiNOa 0.487 0.20
Li2CQ3 0.539 0.22
Table 5.4: Alpha particle flux for possible Li-based converters.
As a result, closer examination and correlation of all the calculated data obtained reveals 
that LiH comprises the most efficient thermal neutron lithium based converter, which will
attain the highest alpha particle flux, although the neutron conversion efficiency is still 
low. This is followed by LizO.
Moreover, taking a step forward, it was thought that it would be useful to repeat and 
compare all the previous calculations for the 95% enriched lithium-6 compounds, provided 
that they are commercially available, and the final results are delineated in table 5.5 
followed.
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Converter %pt
(|im)
*a
(alphas/cm2/s)
Neutrons stopped in 
the converter (%)
6Li 7.0 12.677 3.28
6LiF 3.7 7.413 2.07
6LiH 6.9 17.516 4.24
6LizO 6.3 8.793 2.40
6LiCl 6.0 5.300 1.60
°Li2S 9.6 6.709 1.93
aLiBr 5.7 3.915 1.23
6LiN03 9.7 6.222 1.81
6Li2C 03 12.7 6.969 1.98
Table 5.5: 95% enriched 6Li possible converters.
Comparing the results registered, it is evident that the 95% enriched6Li based converters 
will achieve 13-14 times higher values than those obtained by the Li containing ones. 
Even though the use of the enriched form will significantly increase the overall cost, it 
would be worth trying, since such an increment in the efficiency can be fulfilled. 
Regarding the triton flux optimization as the last step of this study, all the previous 
calculations were repeated and the results obtained are presented in table 5.6 for the 
natural lithium compounds. Recall that for tritons, the initial energy is 2.726 MeV, while
the threshold one is defined to be about 1.32 MeV.
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Converter xopt (Pm)
Li 373
LiF 196
LiH 352
Li20 334
LiCl 311
Li2S 551
LiBr 294
LiN03 517
Li2CQ3 678
Table 5.6: Lithium based possible converters for tritons.
As it is expected, the optimum thickness values for tritons are significantly larger than 
those specified for alpha particles. This implies, that the final optimum thickness of the 
thermal neutron converter should have a value which will be found in between these two 
limits. However, taking into consideration that tritons exhibit longer ranges and lower 
stopping powers in the materials of interest, so that they can be collected from longer 
depths within the converter, it is deduced that the optimum converter thickness should 
have a value closer to the one predicted by the alpha particles than that by the tritons. 
One of the disclosures of this investigation is the necessity of constructing very thin 
foils/strips, in the micron scale, of the lithium compounds of interest. However, it has 
been found that these materials are commercially available only in powder form. Thus, 
the requirement of an alternative way of construction. It is suggested that the 
implementation of an evaporation technique, facilities which exist in the University of 
Surrey, would be useful in making this target, provided the appropriate precautions are
followed. That is, the compound deposited is identical to the initial one, to avoid 
contamination of other possibly existing compounds, and to consider possible hazards in 
handling lithium compounds, since some of the latter are toxic, moisture sensitive, 
hygroscopic, flammable or even harmful. The construction, therefore, of such a converter 
can be a difficult and complicated task, and the choice of a "suitable" lithium-containing 
thermal neutron converter will be a combination of several parameters, such as efficiency 
with respect to the charged particles produced fluxes, the physical properties of the 
materials of interest, the construction difficulties and the handling hazards. At this point, 
it should be mentioned that the LiH and Li20  compounds are not hazardous to use, 
although moist environments should be avoided, since LiH is a moisture sensitive 
compound, while Li20  is a hygroscopic one. Nevertheless, these two lithium compounds 
stand as the most suitable and efficient lithium-based thermal neutron converters to be 
used in order to improve and increase the sensitivity of dynamic RAM sensors to thermal 
neutrons.
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C H A P T E R  6
C o n clu sio n s  a n d  F u r th e r  S uggestions
The relatively recent interest in silicon detectors was awakened as a consequence of the 
need for fast electronic detectors with high spatial resolution. In many radiation detection 
applications, the use of a solid medium is of great advantage. It was soon realised that 
silicon detectors offered great promise for the study of energetic charged particles. Their 
inherent spatial resolution is a few microns and signals produced in thin detector layers 
are appropriate for observation. For example, microstrip detectors, which are arrays of 
narrow p-n diodes, were rather rapidly constructed to measure trajectories of outgoing 
particles from interactions. Each of them provides a single coordinate projective 
measurement of tracks passing through the silicon layer. Alternatively, detectors with 
orthogonal strips on opposite surfaces have been developed which give twice the 
information from each layer. Hence, the rapid progress of silicon technology in just a few 
years encouraged further innovation; detectors more complex than simple diodes have 
been invented.
For many applications there is demand for a detector which provides genuine two- 
dimensional space points, rather than projective measurements from microstrips. Many 
complex pattern recognition problems which occur in radiation physics experiments can 
be easily resolved with the aid of such a detector. However, despite rapid progress in 
detector technology, some researchers have been dismayed by the increased complexity 
of unconventional detectors which could achieve this. The electronics industry provides
warnings of the dangers of how much cost, at least in effort and time, is required to 
develop devices based on complex new technologies. Nevertheless, the potential 
applications of a "pixel" detector provide a strong motivation to pursue this- with the right 
choice of technology.
More recently, the phenomenon of soft errors, or random non-recurring single bit errors 
in VLSI memories, has been a matter of concern in the electronics industry both to the 
manufacturers and to the users of memory chips. It is accepted as inevitable that some 
such failures will occur. Further, it has been realised that an energetic alpha particle or 
more generally heavy charged particle crossing a semiconductor memory cell can upset 
the circuitry and disrupt its operation by virtue of the generation of electron hole pairs 
which when collected at sensitive nodes can give rise to false readings labelled as single 
event upsets. Thus, this work aimed to explain the alpha particle induced soft error 
phenomenon using the NMOS dynamic random access memory as a model. This study 
has used dRAMs as a research tool, because in terms of microelectronics, dRAMs turned 
out to be the most susceptible to such errors for they contain relatively the smallest 
individual elements and are operated on the smallest amounts of charge. Therefore, alpha 
radiation induced errors in the data of silicon based memory chips provided the foundation 
for a new type of radiation sensor, with the potential of affordable and prompt 
measurements of soft error rates.
With particular reference to dynamic RAMs, this research introduced the operating 
principle of a memory based radiation sensor, which is the soft error mechanism in silicon 
integrated circuits. The essence of this silicon detector is the p-n junction. The natural 
depletion volume around the junction forms the detection region where there is an electric 
field and an absence of mobile charge carriers. Essentially no current flows across the 
junction when it is reverse biased. Only if free charges are generated by ionization, does 
a fast current pulse flow across the junction. The depleted region is enlarged by an 
external voltage to maximize sensitivity to charged particles. Thus, the main mechanism, 
that explains the bit upsets, involves the generation of electron-hole pairs along the 
trajectories of energetic charged particles traversing the device. If a critical or threshold 
amount of charge is collected within some sensitive volume element, the electrical and 
hence the logical state of the element is altered. The dimensions of these sensitive 
volumes are on a microscopic scale and each advance in technology results in reduction
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of both the dimensions of the sensitive volume and the charge needed for an upset to 
occur. The analysis of the problem required, therefore, solution of how many electron-hole 
pairs are generated within a volume element having specified microscopic dimensions. 
This physical mechanism was used to inject disturb charges into the memory device, thus 
enabling determination of the internal integrity of the device. Hence, the possibility of 
using dynamic RAMs as particle detectors follows accordingly.
Throughout this work, it is revealed that the exposure of dynamic MOS RAMs to ionizing 
radiation is liable to cause soft errors. This sensitivity of memory devices to single event 
upsets caused by ionizing radiation means that dynamic RAMs can be used as highly 
efficient, spatially resolved, low cost heavy charged particle detectors. The practical 
implementation and performance of such a sensor in a radiation detection system was the 
substance of this research and the significance of various parameters that affect the alpha 
response of memoiy chips were under investigation. These included the response of the 
dynamic memory structures to the operating voltage, the alpha particle’s energy, the angle 
of incidence and point of impact. The latter made these devices to have the potential to 
provide an improved detector for position sensitive applications.
Indeed, this work proved that the dRAMs can give reliable measurements of SERs as 
heavy charged particle detectors. It has been shown that the detection efficiency of 
dRAMs increases with alpha particle energy, as it is strong monotonic function of the 
collected charge, with a threshold of about 2.2 MeV of incident alpha particle energy for 
the occurrence of soft errors in the cell array regions, and with an energy threshold of 
about 1.5 MeV for producing soft errors in the areas of sense amplifiers and bit lines. 
Further, increasing the device operating voltage results in a declining error rate, while an 
increase in the failure rate was observed when the chip was irradiated by alphas striking 
at an angle away from normal. Going into particulars, since charge density along the alpha 
track is a function of the particle’s velocity, there was a higher linear charge density near 
the end of the alpha track as it slowed down, and typically particle energies in the range 
2-6 MeV are of interest. The initial energy of the alpha particle determines its range in 
the silicon. Thus, low energy alpha particles generated a smaller number of charge close 
to the surface circuits. Alternatively, higher energy alpha particles generated considerable 
charge with a high proportion of these deeper in the substrate. Finally, at medium 
energies, 3-5 MeV, a compromise occurred with an expected maximum in the soft error
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rate. Moreover, for a given alpha particle energy the angle of incidence had an effect on 
the failure rate. At near vertical incident angles more charge produced deeper in the 
substrate. At low angles the particle deposited charge closer to the circuit elements, but 
since it had more overlying layers to pass through, it was severely attenuated. The cell 
also had a smaller cross sectional target area and a strong possibility that the generated 
charge was collected and shared over several memory cells. Eventually, at medium angles, 
45-65, the particle had sufficient energy to create significant charge within the sensitive 
volume elements with a subsequent maximum in the error rate. This confirms that alpha 
particles cannot generate the whole assumed critical charge in the sensitive depletion 
region unless they impinge the surface other than perpendicularly, and the higher the value 
of critical charge, the smaller the incident angle.
It is clear from the preceding discussion that the susceptibility and the detection efficiency 
of a given dRAM device to alpha particle induced soft errors is a complicated function 
of device geometry, particle energy, incident angle and operating conditions. The factors 
that also influence this efficiency include the depth and orientation of the sensitive volume 
formed by the depletion region in the memory cell. The sensitivity can be enhanced by 
reducing the minimum charge required to produce a bit flip. The charge collection in 
dynamic memories is dominated by diffusion from neutral regions and by drift associated 
with the electric fields created in depletion regions augmented by funnels. This collection 
process has the effect of discharging the charged memory cell, thereby changing its logic 
state. The error mechanism is therefore a one way process, and given suitable conditions 
is capable of being caused by a single alpha particle. The collection efficiencies are 
always less than 100% and are reduced by such factors as the recombination of electron 
and holes and traps which exist at the silicon dioxide/silicon interface. However, the 
funnel effect may make an important contribution to the charge collection in the device. 
The latter has a significant role in enhancing the collection of a high proportion of the 
deeper substrate charges which would not normally be considered collectable. This 
funnelling process has the advantage of increasing the sensitive collection volume and 
therefore the collection efficiency. The relative roles of drift and diffusion processes on 
the charge collection is a complex function of the incidence angles, energy and locations 
of the alpha particle strikes. For example, for shallow incidence angle and low energy 
alpha strikes, the diffusion component becomes important, because the generated charge
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earners and the Bragg peaks are closer to the surface. Moreover, the single event rate 
depends acutely on the size and geometry of the device, as well as on its sensitivity and 
on the radiation environment.
This work was based on the assumption that there was a fixed geometry for the region 
sensitive to upset and that there was a critical charge for each node. There may be 
statistical distribution of critical charges and there may be a distribution of charge 
collection across the sensitive region. All of the variability is ascribed to either a 
distribution of critical charge or to changes in the effective area for charge collection. 
These two sources of variability are essentially equivalent as far as the calculation of 
upset rates is concerned. It is suggested, therefore, that the analysis of the soft error test 
data should be divided into two parts. The first part requires that the sensitivity of the 
storage elements be deteimined. Sensitivity is defined in terms of critical charge required 
to upset the stored data. The second part requires that the probability of exceeding the 
critical charge be deteimined for the environment of interest. For each case, it is required 
that the amount of charge collected be determined in order to either define the critical 
charge or to detect if it was exceeded. Thus, it is necessary to look at the device structure 
with greater detail. Some of the features that one needs to be aware of are the following: 
a well defined charge collection volume with an appreciable depth compared to lateral 
dimensions; possibility o f charge collection due to funnelling from below the active area 
or possibility o f charge collection from the sides o f the active area due to device structure 
or funnelling; and any barriers that may reduce the charge collection process. Finally 
computer modelling of charge collection and device effects will be complement to this 
research. An attempt should be made to develop a sophisticated numerical model to take 
into consideration all the phases of the charge transfer process. Algorithms for calculating 
SEU rates require specification of the dimensions of a critical volume to be associated 
with each SEU-sensitive junction and the value of the critical charge which must be 
generated within the volume for an upset to occur. The latter will be useful as a guide to 
develop and improve possible techniques for increasing the soft error susceptibility of a 
dRAM device.
The sensitivity of a memory device to logic state upset by alpha particles or other ionizing 
radiation is a function of design and technology parameters, including storage node area, 
storage element capacitance, operating voltage, present electric fields and specific device
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geometry. The research of memory designers is being directed towards reducing these 
unwanted bit flips and developing designs that minimize the alpha sensitivity of 
commercial dRAM devices. The latter limits the dRAM suitability as a radiation sensor 
and supports the need to design and fabricate a dRAM circuit with ad hoc specifications. 
Thus, all the ameliorations suggested to make up for the soft failures of dRAMs can be 
reversed and applied to increase the sensitivity of the dRAM detector. To enhance the soft 
error mechanism at least two parameters should be considered in the design of a dRAM 
detector: the critical charge and the sensitive volume. Reducing the critical charge 
increases the probability of a soft failure and this can be effectively accomplished by 
reducing the total charge stored in the cell. Every effort will have to be made to keep the 
capacitance, and hence the critical charge of memory storage cells, as small as possible. 
This implies small area cells, thick oxides and low voltages. With the advent of 5V-supply 
MOS devices and the possibility of even smaller supply voltages for the NMOS dynamic 
RAMs, the amount of charge separating logic states will be reduced and this will likely 
result in significant soft error rates. But, it should be pointed out that reducing the 
capacitance of the storage cell diminishes the amount of charge that will be available on 
the bit lines to be detected by the sense amplifier and this makes it more difficult to 
determine the logic state of the cell and increases the deign complexity and cost of the 
sense amplifiers. On the other hand, the trend toward connecting more and more memory 
cells to even longer diffused bit lines, which are in turn connected to increasingly 
sensitive sense amplifiers, will result in increasing soft error rates. Bit line capacitances 
will have to be kept as low as possible to prevent more severe attenuation of the small 
cell signals available during readout. Chip architecture and layout will have to take into 
consideration their effect on soft errors rates. Further, the sense amplifiers are data pattern 
sensitive and both sense amplifiers and bit lines are memory cycle dependent. Devices 
should be operated at appropriate memory frequency acceptable for the application of 
dRAM as a radiation sensor. The latter is related to the time window that these circuit 
elements are floating since they are only susceptible to radiation upset while they are in 
high impedance state. Finally, longer times between refresh of a storage cell will result 
in a decrease in critical charge due to thermal generation of electron hole pairs gradually 
filling up the potential wells.
Further, every storage cell has a sensitive volume within which a high percentage of the
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deposited charge will be collected by the memory circuits. For increased collection 
efficiency, this volume can be maximized by increasing the surface area of the cell and 
the effective depth within which the funnelling mechanism operates. Increasing the 
potential difference across the capacitor will increase the width of the depletion region 
formed between any p-n junction. This, in turn, will result in an augmented effective 
funnelling depth as the latter is related to the width of the depletion region. In addition, 
the effective funnelling depth can be incremented by decreasing the dopant concentrations 
of the silicon substrate, and hence increasing its resistivity. The use of high-resistivity 
substrates to improve performance will increase the depletion region widths resulting in 
more charge collection. In summary, some of these parameters will compete against each 
other with different levels of significance. For instance, timing changes as voltage is 
scaled, because of decreased speed-power product, will result in fast devices which will, 
in general, be less sensitive to the effects of charge collected by diffusion to n+-regions, 
since this takes tens of nanoseconds. Hence, more work needs to be done in understanding 
the factors involved and whether these factors are cost effective and reliable remains to 
be proved.
It has already been indicated that single event upset in integrated circuits is a complex 
function of circuit design and the physics of charge collection in the internal structure of 
the integrated circuit. Typically, soft error rates are measured by broad area chip 
exposures in ionizing radiation. This measures the cumulative response of all sensitive 
regions of the chip. However, this study has proved that different regions of an integrated 
circuit have different upset thresholds and the contribution to soft upsets from discrete 
regions or circuit elements of the memoiy device was unambiguously separated. Hence, 
the use of dRAM as a position sensitive detector has been explored and proposed. A 
memory based sensor consists of an array of memory cells. But, the support circuits, bit 
lines and sense amplifiers, for such an array occupy large areas of the chip and generate 
their own electric fields, so as to be capable of acting as ideal collection centres. Single 
event upsets in storage cells provided a rate independent of memory cycle time, variation 
of which allowed to determine whether the impact of alpha particles was in the region of 
storage cells or in the areas of bit lines and sense amplifiers. The soft errors generated in 
the latter exhibited an inverse linear cycle time dependence due to the fixed "time 
window" for which they are sensitive to alpha generated charge. These competing charge
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collection centres inconsistently contribute to an increase in the soft error rate or 
alternatively reduce soft failures by decreasing the number of elections available for 
collection by a memory cell. They have been found to be equally sensitive to alpha 
particle strikes along their lengths, and this indicates that their increased sensitivity to 
cells is a result of their greater charge collection efficiency than cells. Thus, if one wishes 
to mitigate single event upsets with either technology or design difficulties, it is essential 
that one can directly identify the upset locations and understand the upset mechanisms. 
It is, therefore, suggested that with a new soft error imaging technique, one can resolve 
those regions of an integrated circuit which are susceptible to upset by ionizing radiation. 
With this technique, micron-resolution maps, limited by the range of the charged 
particles in the silicon chip, can be produced, which locate where soft errors occur in the 
memory circuit under irradiation. Comparison of the soft error image with the 
manufacturer’s bit map will provide us with direct and detailed information about the 
origin of the single event upsets. It is believed that these devices have the capability of 
producing high resolution two and three-dimensional compositional maps of targets to be 
measured or tomographic images to be produced. Applying this detailed spatial diagnostic 
technique can be a useful tool for investigating problems involving such varied targets as 
biological cells, mineral deposits and semiconductors, among others, and for detecting and 
measuring the presence of trace element impurities in selected microscopic volume 
elements.
Further, many fields of scientific research make use of images produced by radiation. A 
simple example is the use of X-ray film to examine the interior of the human body for 
diagnosis. There is a continuous drive to speed up the acquisition of such images either 
for increased sensitivity or to allow automation. A key element in the chain between the 
object being viewed and the final image is the detector. The ideal detector has high spatial 
resolution and high sensitivity to the incident radiation. It also has the ability to allow 
rapid access to the raw data, preferably as the image is being formed. Thus, it will be 
much simpler if the detector is connected directly to the computer. An image can be 
viewed as it is built up in real time, with adjustments quickly made to the system to 
optimize the apparatus and the full power of computer analysis can be employed. Small 
details can be examined with attention in using image enhancement techniques knowing 
that the data give an accurate representation of the object. It seems that the dynamic
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memory based sensor under consideration fulfils most of the above criteria. It is a 
simplified silicon semiconductor detector with its inherent high spatial resolution, i.e. 10- 
12 fim in between storage capacitors, sub-microns along the bit lines and in the area of 
sense amplifiers, and 5-7 |i.m in depth. It is by its nature miniature consisting of a large 
number of identical cells. It can take advantage of the significant cost and size efficiencies 
available with the VLSI circuits used in computer memory cell design. As a memory 
based chip, it can be easily interfaced to a microprocessor or a microcomputer for the 
control and recording of real time continuous data including suitable alarm flags. 
Moreover, with this approach of data handling, the data is directly accessible in 
appropriate binary form without the need of special purpose electronics for conversion. 
Hence, an attempt o f constructing a detector by building arrays of dRAMs interfaced to 
a suitable microprocessor or even a transputer may, therefore, be a solution to the "pixel" 
detector problem and is worth trying.
It has been deduced from the experimental results in sub-section 3.6, that the dRAM, as 
a semiconductor detector, has the drawback of being susceptible to performance 
degradation from radiation-induced damage. In addition, the problem of radiation damage 
to the dRAM device during the imaging process and its effect on subsequent 
measurements must be a main consideration during soft error imaging. Thus, it is 
suggested that in-situ experiments, simultaneous total dose exposure and SER 
measurements, using RADFET as a dosimeter will give more reliable measurements and 
will facilitate the correlation of SER with total dose damage in dRAM devices. Because 
of its small size, light weight, minimal power requirements and the ability to 
simultaneously obtain dose rate information in addition to total accumulated dose, the 
RADFET offers several advantages over the TLD dosimeter used in the previous 
experiments.
Moreover, the present work revealed that the dRAMs can also be applied as neutron 
detectors. The latter can be achieved by using special neutron to charged particle 
converters. Therefore, a feasibility study has been carried out on the use and optimization 
of different converting materials and a model has been developed to examine the use of 
possible converters with respect to soft error generation, including those factors that 
determine the optimum thickness and the efficiency of such a converter. In particular, the 
model predicts that a Li-based converter will be more efficient than boron and further,
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LiH will be the most efficient (n,a) converter followed by Li20. It also suggests that the 
use of 95% enriched 6Li converter will increase the efficiency by a factor of 13-14. In 
addition, a preliminary feasibility study earned out points out that the soft error rate 
decreases with increasing converter thickness (recall figure 5.2), but the curve obtained 
does not show the expected maximum, figure 6.1, which should correspond to the 
optimum thickness of the thermal converter and would occur at a thickness smaller than 
that indicated (it is expected to be in the region of 30-50 pm by rough estimation). Thus, 
it should be mentioned that the choice of the "best" converter will be a combination of 
all relevant factors, such as particle flux,, efficiency, physical properties and construction 
difficulties, and the compounds should be deposited directly on the sensitive area of the 
decapsulated chip. The latter can be accomplished by implementing the vacuum 
evaporation technique. Further experimental work needs to be done towards this direction, 
so as the possibility and the availability of converter foils in various thicknesses to be 
checked and to be proved. Further, provided the acquisition o f converter materials in 
several thicknesses, appropriate experiments should be performed to test the converter 
efficiencies and the response of the dRAM detector to different converter thicknesses and 
neutron fluxes, so as not only to verify figure 6.1, but also to verify or to re-examine and 
adjust the proposed model. Finally, it is suggested that the expected soft error rate will 
be a function of the particle flux, the sensitive area and a sensitivity factor determined by 
the probability of an alpha particle to cause a soft error, so as the efficiency of the neutron 
detector will be given as the soft errors (counts) rep incident neutron.
It is already known from the model developed, that boron cannot be used as an efficient 
"external" thermal neutron to charged particle converter. However, previous research [185] 
has demonstrated that diodes prepared with a 10B conversion layer implanted in the p+- 
region near the surface of the depletion zone were made sensitive to thermal neutrons. 
Hence, it is suggested that similar process should be applied in the case of dRAMs and 
it is believed that a possible 10B conversion layer implanted within the active area o f the 
dRAM chip will increase by far the detection efficiency o f the dRAM as a neutron 
detector. As a preparatory stage, discussions with several researchers, that work on 
semiconductors and ion implantation technique at the University of Surrey, reveal that this 
idea can be a feasible but a long term research project by making use of the existed 
University facilities. For this, surface passivation, selective 10B-ion implantation and
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photolithographic techniques on high resistivity silicon should be implemented for 
manufacturing the detector. In order to evaluate the feasibility of this approach, more 
work should be carried out to further determine the density of 10B-atoms per square 
centimetre that should be implanted , and the average implantation depth, so as the best 
adaptation of the converter and the dRAM detector to be obtained, finally, the fact that 
10B and nB impurities exist in the p-type regions of the memory device used should be 
taken into consideration, because they may contribute to the soft error generation and 
hence, the spatial information in neutron detection may be lost.
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Figure 6.1: Expected soft error rate (SER) as a function of converter thickness.
A final step in the soft error generation with respect to neutron detection should be 
examined. That is, the conversion of neutrons to electrons in dRAM devices will be 
initially explored. It should be mentioned, firstly, that the electrons are able to directly 
create soft failures in memory devices sensitive to <104 electron-hole pairs, by secondary 
production of photons, which further undergo Si(y,n), Si(y,p) or Si(y,a) reactions, with a 
threshold >20 MeV of electron energy [1861. Moreover, an electron of much lower energy 
will have a range in silicon comparable to the device dimensions, but it will not still be 
capable of directly generating a soft error. However, one can be wondered what will 
happen, if a number of such electrons will impinge on the dRAM chip at the same time. 
Hence, the feasibility of using gadolinium (Gd) as a neutron to electron converter should
be considered. The reasons of choosing Gd as a possible converter are the following: it 
has an exceptionally high thermal cross-section; and it exists in very thin foils due to its 
extended use in neutron radiography. Application of the previous developed converter 
model to the case of Gd will give as an initial result that about 28 electrons must reach 
the depletion region at the same time for a soft error to be created. However, the 
assumption that electrons reach the sensitive region of the dRAM device at exactly the 
same time should be carefully examined. In addition, the straggling effects may be 
significant and electrons may not travel in straight lines as alpha particles do. Therefore, 
whether the same model under these assumptions will still be applicable and reliable 
remains to be experimentally proved.
Therefore, as a result, the dRAM can be utilized to make possible the detection of 
neutrons. This has applications in neutron dosimetric field and ultimately in neutron 
imaging. Such tomography is dependent on the transmission of neutrons through an object 
or a material. This is a function of material density and microscopic cross-section. 
Neutrons have the advantage over using photons in that greater image contrast is achieved 
between adjacent Z elements. The use of neutrons in imaging will prove useful in material 
analysis. In order to evaluate the feasibility of this approach, experiments should be 
carried out to further determine the sensitivity of the memory cells and to optimize the 
converter materials in the real case.
In conclusion, the findings from this research highlight the usefulness of such a memory 
device as a radiation sensor, and in particular as a position sensitive one. In view of even 
higher density dRAM circuits being available, together with the rapid development of 
silicon and microelectronics technologies, the dynamic RAM devices appear to be 
particularly well suited for charged particle and neutron detectors with potential 
advantages. Hence, it is believed that the subject merits further detailed study.
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APPENDIX
TABULATION OF EXPERIMENTS
Experiment Experimental Conditions
Production of bit­
maps for checking 
the random 
distribution
dRAM controlled by the logic analyzer in combination with 
the microprocessor.
Relative 
sensitivity of 
several sRAM and 
dRAM chips to a- 
particles
dRAM controlled by the logic analyzer. Use of an Am-241 
source on the decapsulated chips and all ls or all Os data 
patterns were implemented.
Variation of SER 
with a-p article 
energy, supply 
voltage, angle of 
incidence
dRAM controlled by the hardware system with a VDU screen 
and a keyboard. The source used was Am-241 and the chips 
were decapsulated. Use of the experimental set-up shown in 
fig. 3.18 for the energy sensitivity measurements and use of 
variable power supply for the operating voltage 
measurements.The experiment runs consisted of 15 
measurements for the estimation of the errors in SER. Data 
patterns: all Is or all Os and chequerboard.
Correlation of 
SER with total 
radiation dose
i) Use of Co-60 gamma cell source with CaF2:Mn TLD in an 
Al electronic equilibrium shield placed on decapsulated chips 
operated at the nominal supply voltage for the total dose 
measurements.
ii) dRAM controlled by the hardware system with an Am-241 
source on decapsulated chips for the SER measurements.
Data pattern of all ls or all Os for both measurements.
Internal structure 
of dRAM
i)Use of Interference Contrast Optical Microscopy for surface 
features.
ii) Use of Scanning Electron Microscopy for internal structure
iii) Use of Transmission Electron Microscopy for measuring 
the thicknesses of the layers.
Chemical 
microanalysis of 
dRAM
Use of x-ray Spectroscopy and Secondary Ion Mass 
Spectroscopy
Variation of SER 
with cycle time
dRAM controlled by an external clock in combination with 
the dRAM controller/driver and an Am-241 source on 
decapsulated chips.
Use of read-modify-write cycle.
i) V=2.5V, all ls or all Os, ii) variation of supply voltage, 
chequerboard, iii) masking various areas of the dRAM device 
by making use of an arrangement of foils/slots to cover both 
the active area of the chip and the source. V=3V and 
V=2.5V, walking-one data pattern, iv) either the sense 
amplifier subsection or the inverted half of the memory array 
or the normal half of the array was exposed to an Am-241 
source with all 1 s or all Os data pattern. 1
Correlation of 
SER with total 
radiation dose and 
relative sensitivity 
of dRAM circuit 
regions
The same experimental conditions as those in the experiment 
for correlation of SER with total radiation dose, but either 
inverted or half memory array was covered.
Energy
dependence of 
SER on selected 
areas of dRAM
dRAM controlled by the hardware system in combination 
with the experimental set-up of fig. 3.18. An Am-241 source 
was used and the selected areas of the sense amplifiers, the 
inverted half and the normal half of the memory array were 
masked.
Multiple upsets dRAM controlled by the hardware system with a strong Am- 
241 source on decapsulated chips. All ls or all Os and 
chequerboard data patterns were applied. Checking for dual 
errors: any pair of upsets in two adjacent locations with 
combinations in any direction. The same approach for triple 
errors.
Neutron induced 
soft errors
dRAM controlled by the hardware system in combination 
with two Am-Be neutron sources in a water tank. Small 
pellets of LiF of different thicknesses were placed on the 
decapsulated devices. A BF3 proportional counter was used 
for measuring the thermal neutron fluxes at various distances 
from the sources. A data pattern of chequerboard was applied. 
A cadmium foil was placed on the converter to confirm that 
SEs due to thermal reaction with the 6Li.
UNIVERSITY OF SURREY LIBRARY
